

November 1992 Revised April 2005

## 74VHC244

### Octal Buffer/Line Driver with 3-STATE Outputs

#### **General Description**

The VHC244 is an advanced high speed CMOS octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC244 is a non-inverting 3-STATE buffer having two active-LOW output enables. These devices are designed to be used as 3-STATE memory address drivers, clock drivers, and bus oriented transmitter/receivers.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

#### **Features**


- High Speed:  $t_{PD}$  = 3.9ns (typ) at  $V_{CC}$  = 5V
- High noise immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (min)
- Power down protection is provided on all inputs
- Low noise: V<sub>OLP</sub> = 0.6V (typ)
- Low power dissipation:  $I_{CC} = 4 \mu A \text{ (max)} @ T_A = 25 ^{\circ} C$
- Pin and function compatible with 74HC244

#### **Ordering Code:**


Order Number	Package Number	Package Description
74VHC244M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC244SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC244MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC244N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

#### **Logic Symbol**



#### **Connection Diagram**



© 2005 Fairchild Semiconductor Corporation

### **Pin Descriptions**

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs
I <sub>0</sub> –I <sub>7</sub>	Inputs
O <sub>0</sub> –O <sub>7</sub>	3-STATE Outputs

#### **Truth Tables**

Inp	uts	Outputs					
OE <sub>1</sub>	I <sub>n</sub>	(Pins 12, 14, 16, 18)					
L	L	L					
L	Н	Н					
Н	Х	Z					

Inp	uts	Outputs					
OE <sub>2</sub>	l <sub>n</sub>	(Pins 3, 5, 7, 9)					
L	L	L					
L	Н	Н					
Н Х		Z					

H = HIGH Voltage Level
L = LOW Voltage Level
I = Immaterial
Z = High Impedance

#### **Absolute Maximum Ratings**(Note 1)

 $\label{eq:supply Voltage VCC} \begin{array}{ll} \text{Supply Voltage (V}_{\text{CC}}) & -0.5\text{V to } +7.0\text{V} \\ \text{DC Input Voltage (V}_{\text{IN}}) & -0.5\text{V to } +7.0\text{V} \\ \end{array}$ 

 $\begin{array}{lll} \text{DC Output Voltage (V_{OUT})} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \\ \text{Input Diode Current (I}_{\text{IK}}) & -20 \text{ mA} \\ \text{Output Diode Current (I}_{\text{OK}}) & \pm 20 \text{ mA} \\ \text{DC Output Current (I}_{\text{OUT}}) & \pm 25 \text{ mA} \\ \end{array}$ 

 $\begin{array}{lll} {\rm DC~V_{CC}/GND~Current~(I_{CC})} & \pm 75~{\rm mA} \\ {\rm Storage~Temperature~(T_{STG})} & -65^{\circ}{\rm C~to} + 150^{\circ}{\rm C} \\ \end{array}$ 

Lead Temperature  $(T_L)$ 

(Soldering, 10 seconds) 260°C

# Recommended Operating Conditions (Note 2)

Input Rise and Fall Time  $(t_r, t_f)$ 

$$\begin{split} \text{V}_{\text{CC}} = 3.3 \text{V} \pm 0.3 \text{V} & \text{0 ns/V} \sim 100 \text{ ns/V} \\ \text{V}_{\text{CC}} = 5.0 \text{V} \pm 0.5 \text{V} & \text{0 ns/V} \sim 20 \text{ ns/V} \end{split}$$

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>		$T_A = 25^{\circ}C$		$T_A = -40$ °C to +85 °C		Units	Conditions	
Symbol		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V <sub>IH</sub>	HIGH Level	2.0	1.5			1.5		V		
	Input Voltage	3.0 - 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		V		
V <sub>IL</sub>	LOW Level	2.0			0.5		0.5	V		
	Input Voltage	3.0 - 5.5			$0.3  V_{\rm CC}$		$0.3  V_{\rm CC}$	V		
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$ $I_{OH} = -50 \mu A$	
	Output Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V	$I_{OH} = -4 \text{ mA}$	
		4.5	3.94			3.80		V	$I_{OH} = -8 \text{ mA}$	
V <sub>OL</sub>	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$ $I_{OL} = 50 \mu A$	
	Output Voltage	3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V	$I_{OL} = 4 \text{ mA}$	
		4.5			0.36		0.44	V	$I_{OL} = 8 \text{ mA}$	
I <sub>OZ</sub>	3-STATE Output	5.5			±0.25		±2.5	μΑ	$V_{IN} = V_{IH}$ or $V_{IL}$	
	Off-State Current								$V_{OUT} = V_{CC}$ or GND	
I <sub>IN</sub>	Input Leakage Current	0 – 5.5			±0.1		±1.0	μА	V <sub>IN</sub> = 5.5V or GND	
I <sub>CC</sub>	Quiescent Supply Current	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC}$ or GND	

#### **Noise Characteristics**

Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> = 25°C		Units	Conditions	
Cymbo.	i didilictor	(V)	Тур	Limits	011110	Containons	
V <sub>OLP</sub>	Quiet Output Maximum	5.0	0.6	0.9	V	C <sub>L</sub> = 50 pF	
(Note 3)	Dynamic V <sub>OL</sub>						
V <sub>OLV</sub>	Quiet Output Minimum	5.0	-0.6	-0.9	V	C <sub>L</sub> = 50 pF	
(Note 3)	Dynamic V <sub>OL</sub>						
V <sub>IHD</sub>	Minimum HIGH Level	5.0		3.5	V	C <sub>L</sub> = 50 pF	
(Note 3)	Dynamic Input Voltage						
V <sub>ILD</sub>	Maximum HIGH Level	5.0		1.5	V	C <sub>L</sub> = 50 pF	
(Note 3)	Dynamic Input Voltage						


Note 3: Parameter guaranteed by design.

#### **AC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub> T <sub>A</sub> = 25°C				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			Conditions	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
t <sub>PLH</sub>	Propagation Delay	$3.3 \pm 0.3$		5.8	8.4	1.0	10.0	ns		C <sub>L</sub> = 15 pF
t <sub>PHL</sub>	Time			8.3	11.9	1.0	13.5	115		$C_L = 50 \text{ pF}$
		$5.0 \pm 0.5$		3.9	5.5	1.0	6.5	ns	Ĭ	$C_L = 15 pF$
				5.4	7.5	1.0	8.5	115		$C_L = 50 \text{ pF}$
t <sub>PZL</sub>	3-STATE Output	$3.3 \pm 0.3$		6.6	10.6	1.0	12.5	ns	(	C <sub>L</sub> = 15 pF
$t_{PZH}$	Enable Time			9.1	14.1	1.0	16.0	115	$R_1 = 1 k\Omega$	$C_L = 50 \text{ pF}$
		5.0 ± 0.5		4.7	7.3	1.0	8.5	ns	1KL - 1 K22	C <sub>L</sub> = 15 pF
		3.0 ± 0.5		6.2	9.3	1.0	10.5	115		$C_L = 50 \text{ pF}$
t <sub>PLZ</sub>	3-STATE Output	$3.3 \pm 0.3$		10.3	14.0	1.0	16.0	ns	$R_L = 1 \text{ k}\Omega$	$C_L = 50 \text{ pF}$
$t_{PHZ}$	Disable Time	$5.0 \pm 0.5$		6.7	9.2	1.0	10.5	115		$C_L = 50 pF$
t <sub>OSLH</sub>	Output to Output	$3.3 \pm 0.3$			1.5		1.5	ns	(Note 4)	$C_L = 50 pF$
toshl	Skew	$5.0 \pm 0.5$			1.0		1.0	115		$C_L = 50 \text{ pF}$
C <sub>IN</sub>	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Ope	n
C <sub>OUT</sub>	Output Capacitance			6				pF	V <sub>CC</sub> = 5.0V	
C <sub>PD</sub>	Power Dissipation Capacitance			19				pF	(Note 5)	

 $\textbf{Note 4:} \ \mathsf{Parameter guaranteed by design.} \ t_{\mathsf{OSLH}} = |t_{\mathsf{PLHmax}} - t_{\mathsf{PLHmin}}|; \ t_{\mathsf{OSHL}} = |t_{\mathsf{PHLmax}} - t_{\mathsf{PHLmin}}|.$ 


Note 5:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (OPR.) =  $C_{PD}$  \*  $V_{CC}$  \*  $f_{IN}$  +  $I_{CC}$ /8 (per bit).



5



## Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -0.20 64 4.4±0.1 -B-0.65 PIN #1 IDENT. LAND PATTERN RECOMMENDATION O.1 C ALL LEAD TIPS SEE DETAIL A -0.90<sup>+0.15</sup> 0.65 0.19-0.30 | \$\dag{0.10\dag{A} R\$ 0\$ R0.09mir GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93. 0.6±0.1 R0.09min -1.00 B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. MTC20REVD1 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com