


FEATURES

- Differential PECL (PLL130-68) or LVDS (PLL130-69) output.
- Accepts any single-ended REFIN input (with as low as 100mV swing).
- Internal AC coupling of REFIN
- Input range from 1.0MHz to 1.0 GHz.
- No Vref required.
- No external current source required.
- 2.5 to 3.3V operation.
- Available in 3x3mm QFN.

PIN CONFIGURATION



DESCRIPTION

The PLL130-68 and PLL130-69 are low cost, high performance, high speed, translator buffers that reproduce any input frequency from DC to 1.0GHz. They provide a pair of differential outputs (PECL for PLL130-68 or LVDS for PLL130-69). Thanks to an internal AC coupling of the reference input (REFIN), any input signal with at least 100mV swing can be used as reference signal, regardless of its DC value. These chips are ideal for conversion from clipped sine wave, TTL, CMOS, or differential signal to LVDS or PECL.

OUTPUT ENABLE LOGICAL LEVELS

PLL130-68

OESEL	OECTRL	OUTPUT STATE
0 (Default)	0 (Default)	Output enabled
(Delault)	1	Tri-state
1	0	Tri-state
I	1 (Default)	Output enabled


OECTRL input: Logical states defined by PECL levels.

PLL130-69

OESEL	OECTRL	OUTPUT STATE
0 (Default)	0	Tri-state
o (Delault)	1 (Default)	Output enabled
1	0 (Default)	Output enabled
'	1	Tri-state

OECTRL input: Logical states defined by CMOS levels.

BLOCK DIAGRAM



47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/09/04 Page 1



PIN DESCRIPTION

Name	Pin number	Туре	Description
NC	1, 3, 4, 6, 8, 12, 14	-	No connection.
REFIN	2	I	Reference input signal. The frequency of this signal will be reproduced at the output (after translation to PECL or LVDS level).
OECTRL	5	I	Output enable input (See OE Logic Table on page 1).
GND	7	Р	Ground connector.
OESEL	9	I	Output enable logic selector (See OE Logic Table on page 1).
Q_BAR	10	0	Complementary output. PECL_bar on PLL130-68, LVDS_bar on PLL130-69.
Q	11	0	True output. PECL on PLL130-68, LVDS on PLL130-69.
VDD	13	Р	3.3V Power supply.
Q	15	0	Additional true output. PECL on PLL130-68, LVDS on PLL130-69. This output is the same as pin 11.
Q_BAR	16	0	Additional complementary output. PECL_bar on PLL130-68, LVDS_bar on PLL130-69. This output is the same as pin 10.

ELECTRICAL SPECIFICATIONS

1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	V _{DD}		4.6	V
Input Voltage, dc	Vı	-0.5	V _{DD} +0.5	V
Output Voltage, dc	Vo	-0.5	V _{DD} +0.5	V
Storage Temperature	Ts	-65	150	°C
Ambient Operating Temperature*	TA	-40	85	°C
Junction Temperature	TJ		125	°C
Lead Temperature (soldering, 10s)			260	°C
ESD Protection, Human Body Model			2	kV

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

2. General Electrical Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current	laa	Fout = 156.25MHz, PECL	45	48	51	mA
(both outputs loaded)	IDD	Fout = 156.25MHz, LVDS	22	25	28	ША
Operating Voltage	V_{DD}		2.97		3.63	V
Output Clock Duty Cycle		@ Vdd - 1.3V (PECL)	S	Same as input		%
Output Clock Duty Cycle		@ 1.25V (LVDS)	S	ame as in	put	70
Short Circuit Current				±50		mA

^{*} Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.



3. AC Specifications


PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input Frequency		0		1000	MHz
Input signal swing	REFIN input	100			mV
Output Frequency		0		1000	MHz

4. PECL Electrical Characteristics


PARAMETERS	SYMBOL	CONDITIONS	MIN.	MAX.	UNITS
Output High Voltage	V _{OH}	$R_L = 50 \Omega \text{ to } (V_{DD} - 2V)$	V _{DD} – 1.025	$V_{DD} - 0.880$	V
Output Low Voltage	Vol	(see figure)	$V_{DD} - 1.810$	$V_{DD} - 1.620$	V

5. PECL Switching Characteristics

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Clock Rise Time	tr	@20/80% - PECL		0.2	0.5	ns
Clock Fall Time	tf	@80/20% - PECL		0.2	0.5	ns



PECL Transistion Time Waveform





6. LVDS Electrical Characteristics

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Output Differential Voltage	Vod		247	355	454	mV
V _{DD} Magnitude Change	ΔV_OD		-50		50	mV
Output High Voltage	Vон	R_L = 100 Ω		1.4	1.6	V
Output Low Voltage	Vol	(see figure)	0.9	1.1		V
Offset Voltage	Vos		1.125	1.2	1.375	V
Offset Magnitude Change	ΔVos		0	3	25	mV
Power-off Leakage	I _{OXD}	$V_{out} = V_{DD} \text{ or GND}$ $V_{DD} = 0V$		±1	±10	uA
Output Short Circuit Current	losp			-5.7	-8	mA


7. LVDS Switching Characteristics

OUT O


PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Differential Clock Rise Time	tr	R_L = 100 Ω	0.2	0.5	1.0	ns
Differential Clock Fall Time	t _f	$C_L = 10 pF$ (see figure)	0.2	0.5	1.0	ns

OUT Ο 50Ω V_{os} O 50Ω

LVDS Levels Test Circuit




LVDS Transistion Time Waveform






PACKAGE INFORMATION



Important note: pin 1 indicator (bottom side) is metallized and connected to GND through the leadframe. Traces in contact with the pin 1 indicator may result is short circuit to GND.

ORDERING INFORMATION



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.