

## **Advance Information**

# 4-BIT DATA BUS INPUT PLL FREQUENCY SYNTHESIZER

The MC145146-1 is programmed by a 4-bit input, with strobe and address lines. The device features consist of a reference oscillator, 12-bit programmable reference divider, digital phase detector, 10-bit programmable divide-by-N counter, 7-bit divide-by-A counter and the necessary latch circuitry for accepting the 4-bit input data. When combined with a loop filter and VCO, the MC145146-1 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a dual modulus prescaler can be used between the VCO and the MC145146-1.

The MC145146-1 offers improved performance over the MC145146. Modulus Control output drive has been increased and the ac characteristics have been improved. The input current requirements have also been modified.

General Purpose Applications:

CATV AM/FM Radios Two Way Radios TV Tuning


Scanning Receivers Amateur Radio


- Low Power Consumption
- 3.0 to 9.0 V Supply Range
- Programmable Reference Divider for Values Between 3 and 4095
- On- or Off-Chip Reference Oscillator Operation
- Dual Modulus 4-Bit Data Bus Programming
- + N Range=3 to 1023, + A Range=0 to 127
- "Linearized" Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options: Single Ended (Three State) Double Ended
- Chip Complexity: 5692 FETs or 1423 Equivalent Gates

## HIGH-PERFORMANCE **CMOS**

LOW-POWER COMPLEMENTARY MOS SILICON-GATE

4-BIT DATA BUS INPUT PLL FREQUENCY SYNTHESIZER





This document contains information on a new product. Specifications and information herein are subject to change without notice.

6-50

MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage	-0.5 to +10	٧
Vin. Vout	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> +0.5	>
lin, lout	Input or Output Current (DC or Transient), per Pin	± 10	mΑ
I <sub>DD</sub> , I <sub>SS</sub>	Supply Current, VDD or VSS Pins	± 30	mĀ
PD	Power Dissipation, per Packaget	500	ωV
Tstg	Storage Temperature	65 to + 150	°C
ΤĹ	Lead Temperature (8-Second Soldering)	260	°C

Maximum Ratings are those values beyond which damage to the device may occur. †Power Dissipation Temperature Derating:

Plastic "P" Package: -12 mW/°C from 65°C to 85°C Ceramic "L" Package: No derating

**ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and V<sub>out</sub> be constrained to the range V<sub>SS</sub>≤(V<sub>in</sub> or V<sub>out</sub>)≤V<sub>DD</sub>.
Unused inputs must always be tied to

an appropriate logic voltage level (e.g., either VSS or VDD).

4:4.4.

by-N cc

<del></del>				-4	0°C		25°C		85	ºĊ, `	
Characteristic		Symbol	$V_{DD}$	Min	Max	Min	Тур	Max	Min	Max	Units
Power Supply Voltage Ran	ige	$V_{DD}$	-	3	9	3	T	9	3 .	- 9	· V
Output Voltage	0 Level	V <sub>OL</sub>	3		0.05	-	0.001	0.05	_	0.05	٧
$V_{in}=0 \text{ V or } V_{DD}$			5	-	0.05	-	0.001	0.05	-	0.05	1
l <sub>out</sub> ≈0,⊭A			9	-	0.05	-	0.001	0.05		0.05	1
	1 Level	۷он	3	2.95	-	2.95	2.999	-	2.95		
			5	4.95	-	4.95	4.999	-	4.95	-	l
			9	8.95		8.95	8.999		8.95	-	
Input Voltage	0 Level	VIL	3	_	0.9		1.35	0.9		0.9	V -
$V_{Out} = 0.5 \text{ V or } V_{DD} = 0.5 \text{ V}$	.5 V		5	-	1.5	-	2.25	1.5	_	1.5	
(All Outputs Except OSC	Cout		9	- 1	2.7		4.05	2.7		2.7	
	1 Level	ViH	3	2.1	-	2.1	1.65		2.1	_	
			5	3.5	-	3.5	2.75	_	3.5	- ,	l
			9	6.3	ı	6.3	4.95		6.3		
Output Current - Modulus	s Control	ЮН									mΑ
$V_{out} = 2.7 V$	Source		3	-0.60	-	-0.50	1.5	-	- 0.30	-	
V <sub>out</sub> =4.6 V			5	0.90	-	- 0.75	- 2.0	_	- 0.50	-	
V <sub>out</sub> =8.5 V		<u>.</u>	9	-1.50	-	- 1.25	- 3.2	. –	-0.80		
V <sub>out</sub> =0.3 V	Sink	loL	3	1.30	_	1.10	5.0	_	0.66	-	
V <sub>out</sub> =0.4 V			5	1.90	-	1.70	6.0	. –	1.08	-	
$V_{out} = 0.5 V$			9	3.80	-	3.30	10.0	_	2.10	_	
Output Current - Other O	utputs	ЮН									mA <sub>.</sub>
$V_{out} = 2.7 V$	Source		3	0.44	-	- 0.35	- 1.0	-	~ 0.22	-	
$V_{out} = 4.6 V$			5	- 0.64	-	- 0.51	-1.2	-	-0.36	-	
V <sub>out</sub> =8.5 V			9	- 1.30	-	- 1.00	- 2.0		-0.70		
$V_{out} = 0.3 V$	Sink	IOL	3	0.44	-	0.35	1.0	-	0.22	-	
$V_{out} = 0.4 V$		i	5	0.64	-	0.51	1.2	-	0.36	-	
V <sub>out</sub> = 0.5 V			9	1.30		1.00	2.0	_	0.70		
Input Current — Other Inp	uts	lin	9		±0.3		±0.00001	± 0.1		± 1.0	μΑ
Input Current - fin, OSCir	١	lin	9	_	± 50	_	± 10	± 25	_	± 22	μΑ
Input Capacitance		C <sub>in</sub>		1	10		6	10	_	10	pF
3-State Output Capacitance	е —	Cout	-	-	10	-	6	10	-	10	pF
PDout		_									
Quiescent Current		IDD	3		800	-	200	800	-	1600	μΑ
$V_{ID} = 0 \text{ V or } V_{DD}$			5	-	1200	-	300	1200	-	2400	
$I_{out} = 0 \mu A$			9	-	1600	-	400	1600	-	3200	
3-State Leakage Current -	PDout	loz	9	_	± 0.3		± 0.0001	± 0.1	_	± 3.0	μΑ
$V_{out} = 0 \text{ V or } 9 \text{ V}$	20.										





	SWITCHING CHARACTERISTICS (TA = 25°C, CL = 50 pF)		
i	Characteristic	Symbol	٧٤


Characteristic	Symbol	VDD	Min	Тур	Max	Units
Output Rise Time, Modulus Control (Figures 1 and 7)	tTLH	3		50	115	กร
Output hise fille, Modulus Collifor in Igailes 1 and 1	/	5	- 1	30	60	
		9		20	40	
Output Fall Time, Modulus Control (Figures 1 and 7)	tTHL	3	-	25	60	กร
Output Fair Time, Modalos Control ti Igards 1 and 7		5	-	17	34	
		9		15	30 -	
Discourse Other Outputs (Figure 1)	tTLH,	3	-	60	140	ns
Output Rise and Fall Time, Other Outputs (Figure 1)	THL	5	-	40	80	
		9	-	30	60	
- District	tPLH,	3	1	55	125	ns
Propagation Delay Time	tPHL	5		40	80	
fin to Modulus Control (Figures 2 and 7)	7111	9	-	25	50	
	tsu	3	10	0	_	กร
Setup Times	"	5	10	0	-	
Data to ST (Figure 3)		9	10	0		
OT (5)		3	80	60	-	
Address to ST (Figure_3)	1	5	50	30	-	
, re-		9	30	18		
	th	3	35	15	-	ns
Hold Times	"	5	25	10	-	l
Address to ST (Figure 3)		9	20	10		1
- 101		3	25	10	_	
Data to Strobe (Figure 3)		5	20	10	-	ŀ
		9	15	10		l
10 F 12	two	3	25	100	175	ns
Output Pulse Width, $\phi_R$ , $\phi_V$ with $f_r$ in	'₩φ	5	20	60	100	l
Phase with fy (Figures 4 and 7)	i	9	10	40	70	
	t <sub>c</sub> , t <sub>f</sub>	3		20	5	μS
Input Rise and Fall Times	1 47 4	5	-	5	2	1
OSC <sub>in</sub> , f <sub>in</sub> , ST (Figure 5)		9	-	2	0.5	
	t <sub>W</sub>	3	40	30	_	ns
Input Pulse Width ST, (Figure 6)	·w	5	35	20	-	1
		9	25	15	-	1



GRAPH 1 - OSC $_{in}$  AND  $f_{in}$  MAXIMUM FREQUENCY VERSUS TOTAL DIVIDE VALUE












GRAPH 2 -  ${\rm OSC}_{\rm in}$  and  ${\rm f}_{\rm in}$  maximum frequency versus temperature for sine and square wave inputs





<sup>\*</sup>Data labelled "Typical" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

#### PHASE LOCKED LOOP - LOW-PASS FILTER DESIGN




$$\omega_{N} = \sqrt{\frac{K_{\phi}K_{VCC}}{NR1C}}$$

 $\zeta = 0.5 \omega_N (N/K_{\phi}K_{VCO})$ 

$$F(s) = \frac{1}{RICS + 1}$$

B١



$$\omega_{N} = \sqrt{\frac{\kappa_{\phi} \kappa_{VCO}}{NCIR1 + R2i}}$$

\$ = 0.5 ωN (R2C + N/KφKVCO)

$$F(s) = \frac{R2CS + 1}{S(R1C + R2C) + 1}$$



$$\omega_{N} = \sqrt{\frac{K_{\phi}K_{VCO}}{NCR1}}$$

$$\zeta = \frac{\omega_N R2C}{2}$$

Assuming gain A is very large, then:

$$F(s) = \frac{R2CS + 1}{R1CS}$$

NOTE: Sometimes R1 is split into two series resistors each R1 + 2. A capacitor  $C_C$  is then placed from the midpoint to ground to further filter  $\phi_V$  and  $\phi_R$ . The value for  $C_C$  should be such that the corner frequency of this network does not significantly affect  $\omega_N$ .

DEFINITIONS: N = Total Division Ratio in feedback loop  $\begin{array}{l} K_{\varphi} = V_{DD}/4\pi \ \mbox{for PD}_{out} \\ K_{\varphi} = V_{DD}/2\pi \ \mbox{for } \phi_{V} \ \mbox{and} \ \phi_{R} \end{array}$ 

 $K_{VCO} = \frac{2\pi\Delta!_{VCO}}{}$ 


ΔVVCO

for a typical design  $\omega_{N} \equiv (2\pi/10)~f_{_{\Gamma}}$  (at phase detector input)  $_{\zeta} \equiv 1$ 

MOTORCLA SC LOGIC T-50-17 14E D 6367252 0082578 6

MC145146-1

FIGURE 8
PHASE DETECTOR OUTPUT WAVEFORMS





NOTE: The PD output state is equal to either VDD or VSS when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.

#### PIN DESCRIPTIONS

DATA INPUTS (Pins 2, 1, 20, 19) — Information at these inputs is transferred to the internal latches when the ST input is in the high state. Pin 19 (D3) is most significant.

 $f_{in}$  (Pin 3) — Input to  $\div$ N portion of synthesizer.  $f_{in}$  is typically derived from loop VCO and is AC coupled into Pin 3. For larger amplitude signals (standard CMOS-logic levels), DC coupling may be used.

VSS (Pin 4) - Circuit Ground.

PD<sub>out</sub> (Pin 5) — Three-state output of phase detector for use as loop error signal.

Frequency fy > fR or fy Leading: Negative Pulses. Frequency fy < fR or fy Lagging: Positive Pulses. Frequency fy = fR and Phase Coincidence: High-Impedance State.

V<sub>DD</sub> (Pin 6) - Positive power supply.

OSC<sub>in</sub>, OSC<sub>out</sub> (Pins 7 and 8) — These pins form an onchip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSC<sub>in</sub> to ground and OSC<sub>out</sub> to ground. OSC<sub>in</sub> may also serve as input for an externally-generated reference signal. This signal will typically be AC coupled to OSC<sub>in</sub>, but for larger amplitude signals (standard CMOS-logic levels) DC coupling may also be used. In the external reference mode, no connection is required to OSC<sub>out</sub>.

ADDRESS INPUTS (Pins 9, 10, 11) — A0, A1 and A2 are used to define which latch receives the information on the data input lines. The addresses refer to the following latches:

<b>A2</b>	A1	A0	Selected	Function	D0	D1	D2	D3
0	0	0	Latch 0	+ A Bits	0	1	2	3
0	0	1	Latch 1	+ A Bits	4	5	6	
0	1	0	Latch 2	+ N Bits	0	1	2	3
0	1	1	Latch 3	+ N Bits	4	5	6	7
1	0	0	Latch 4	+ N Bits	8	9		_
1	0	1	Latch 5	Reference Bits	0	1	2	3
1	1	0	Latch 6	Reference Bits	4	5	6	7
1	1	1	Latch 7	Reference Rits	8	9	10	11

ST (Pin 12) — When high, this input will enter the data that appears at the D0, D1, D2 and D3 inputs, and when low,

will latch that information. When high, any changes in the data information will be transferred into the latches.

LD (Pin 13) — Lock detector signal. High level when loop is locked (fg, fy of same phase and frequency). Pulses low when loop is out of lock.

MODULUS CONTROL (Pin 14) - Signal generated by the on-chip control logic circuitry for controlling an external dual modulus prescaler. The modulus control level will be low at the beginning of a count cycle and will remain low until the A counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the ÷ N counter has counted the rest of the way down from its programmed value IN-A additional counts since both ÷ N and ÷ A are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value (N<sub>T</sub>) = N•P+A where P and P+1 represent the dual modulus prescaler divide values respectively for high and low modulus control levels; N the number programmed into the +N counter and A the number programmed into the + A counter.

 $f_V$  (Pin 15) — This is the output of the + N counter that is internally connected to the phase detector input. With this output available, the + N counter can be used independently.

 $\phi_V$ ,  $\phi_R$  (Pins 16 and 17) — These phase detector outputs can be combined externally for a loop error signal. A single-ended output is also available for this purpose (see PD<sub>out</sub>).

If frequency fy is greater than fR or if the phase of fy is leading, then error information is provided by  $\phi_V$  pulsing low,  $\phi_R$  remains essentially high.


If the frquency fy is less than fR or if the phase of fy is lagging, then error information is provided by  $\phi_R$  pulsing low.  $\phi_V$  remains essentially high.

If the frequency of  $f_V = f_R$  and both are in phase, then both  $\phi_V$  and  $\phi_R$  remain high except for a small minimum time period when both pulse low in phase.


 $f_R$  (Pin 18) — This is the output of the  $\div$  R counter that is internally connected to the phase detector input. With this output available, the  $\div$  R counter can be used independently.





#### SWITCHING WAVEFORMS












#### **APPLICATIONS**


The features of the MC145146-1 permit bus operation with a dedicated wire needed only for the strobe input. In a microprocessor controlled system this strobe input is accessed when the phase lock loop is addressed. The remaining data and address inputs will directly interface to the microprocessor's data and address buses.

The device architecture allows the user to establish any integer reference divide value between 3 and 4095. The wide

selection of + R values permits a high degree of flexibility in choosing the reference oscillator frequency. As a result the reference oscillator can frequently be chosen to serve multiple system functions such as a second local oscillator in a receiver design or a microprocessor system clock. Typical applications that take advantage of these MC145146-1 features including the dual modulus capability are shown in Figures 9, 10, and 11.

#### FIGURE 9 -- FM/AM BROADCAST RADIO SYNTHESIZER





2) Various channel spacings and reference oscillator frequencies can be chosen since any + R value from 3 to 4095 can be established.

3) Data and address lines are inactive and high impedance when pin 12 is low. Their interface with the controller may therefore be


shared with other system functions if desired.



14E D

MOTOROLA SC






NOTES: 1) Receiver I. F. = 10.7 MHz, low side injection.
2) Duplex operation with 5 MHz receive/transmit separation.
3) fig = 25 kHz, + R chosen to consespond with destred reference oscillator frequency.
4) Negret = 1773 or 17758 = NPP + A; N = 277, A = 5 to 30 for P = 64.
5) For faster response, use the MC10154 down counter.



MOTOROLA SC



NOTES: 1) Receiver 1st. I.F. = 45 MHz, low side injection; Receiver 2nd. I.F. = 11.7 MHz, low side injection.
2) Duplex operation with 45 MHz receive/transmit separation.
3) fig = 7.5 kHz, + R = 1480.
4) Notal = N•32 + A = 27501 to 28166; N = 869 to 880; A = 0 to 31.
5) Only one implementation is shown. Various other configurations and dual modulus prescaling values to + 128/ + 129 are possible.



#### CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

#### USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-compensated crystal oscillators (TXCOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing 50 µA at CMOS logic levels may be direct or dc coupled to OSC<sub>in</sub>. In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail IVDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to OSC<sub>in</sub> may be used. OSC<sub>Out</sub>, an unbuffered output, should be left floating.

For additional information about TXCOs and data clock oscillators, please contact: Motorola Inc., Component Products, 2553 N. Edgington St., Franklin Park, IL 60131, phone (312) 451-1000.

## **DESIGN AN OFF-CHIP REFERENCE**

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12060, MC12061, MC12560, or MC12661 MECL devices. The reference signal from the MECL device is ac coupled to OSCin. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC<sub>Out</sub>, an unbufered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

#### USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure A.

For V<sub>DD</sub>=5 V, the crystal should be specified for a loading capacitance, C<sub>L</sub>, which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in

the area of 8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic CL values. The shunt load capacitance, CL, presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in}+C_{out}} + C_a + C_O + \frac{C1 \cdot C2}{C1 + C2}$$

CO = The crystal's holder capacitance

(see Figure B)

C1 and C2 = External capacitors (see Figure A)

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the OSCin and OSCout pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for Cir. and Cout.

values for C<sub>In</sub> and C<sub>Out</sub>. Power is dissipated in the effective series resistance of the crystal, R<sub>e</sub>, in Figure B. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure A limits the drive level. The use of R1 may not be necessary in some cases; i.e. R1 = 0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC<sub>out</sub>. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table A.

TABLE A - PARTIAL LIST OF CRYSTAL MANUFACTURERS

NAME	ADDRESS	PHONE
United States Crystal Corp. Crystek Crystal Statek Corp.	3605 McCart St., Ft. Worth, TX 76110 1000 Crystal Dr., Ft. Myers, FL 33906 512 N. Main St., Orange, CA 92668	(817) 921-3013 (813) 936-2109 (714) 639-7810

# RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp.

Technical Note TN-7, Statek Corp.


E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969.

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", *Electro-Technology*, June, 1969.

P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.




FIGURE A - PIERCE CRYSTAL OSCILLATOR CIRCUIT



\* May be deleted in certain cases. See text.

#### FIGURE B - EQUIVALENT CRYSTAL NETWORKS



Values are supplied by crystal manufacturer (parallel resonant crystal).

# FIGURE C — PARASITIC CAPACITANCES OF THE AMPLIFIER

