

ADSL VCXO CLOCK SOURCE
MK3732-07
Description


The MK3732-07 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive VCXO modules and oscillators. The on-chip Voltage Controlled Crystal Oscillator (VCXO) accepts a 0 to 3.3 V input voltage to cause the output clocks to vary by ± 100 ppm. Using ICS' patented VCXO and analog Phase-Locked Loop (PLL) techniques, the device uses an inexpensive 13.248 MHz pullable crystal input to produce one or two output clocks.

The MK3732-07 is a pin-to-pin replacement for the MK2732-07 when using +3.3V supply voltage.


ICS manufactures the largest variety of xDSL clock synthesizers for all applications. Consult ICS to eliminate VCXOs, crystals, and oscillators from your board.

Features

- Packaged in 16 pin (150 mil) SOIC
- Replaces a VCXO and oscillator
- Ideal for Asymmetrical Digital Subscriber Line (ADSL) chipsets
- Uses an inexpensive pullable crystal
- On-chip patented VCXO with pull range of 200 ppm (± 100 ppm) minimum
- VCXO tuning voltage of 0 to 3.3 V
- 12 mA output drive capability at TTL levels
- Advanced, low power, sub-micron CMOS process
- Operating voltage of 3.3V
- Industrial temperature range available

Block Diagram


Pin Assignment



Clock Select Table

S2	S1	S0	Input	CLK1	CLK2
0	0	0	13.248	35.328	29.4
0	0	M	13.248	35.328	47.1
0	0	1	13.248	35.328	40.4
0	1	0	13.248	42.4	35.328
0	1	M	Test	Test	Test
0	1	1	Test	Test	Test
1	0	0	Test	Test	Test
1	0	M	Test	Test	Test
1	0	1	13.248	35.328	Off
1	1	0	13.248	2.208	Off
1	1	M	13.248	24.73	35.328
1	1	1	13.248	49.46	35.328

0=connect directly to GND

M=leave unconnected (floating)

1=connect directly to VDD

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	X2	Input	Crystal connection. Connect to a pullable crystal of 13.248 MHz.
2	X1	Input	Crystal connection. Connect to a pullable crystal of 13.248 MHz.
3,5,13	VDD	Power	Connect to +3.3V.
4	VIN	Input	Voltage input to VCXO. Zero to 3.3V signal which controls the VCXO frequency.
6,12,14	GND	Power	Connect to ground.
7	CLK1	Output	Clock output #1 per table above.
8	CLK2	Output	Clock output #2 per table above.
9	S2	Input	Select input #2. Selects outputs per table above. Internal pull-up resistor.
10	OE	Input	Output enable. Tri-states outputs when low. Internal pull-up resistor.
11	S0	Input	Select input #0. Selects outputs per table above.
15	NC	-	No connect. Do not connect anything to this pin.
16	S1	Input	Select input #1. Selects outputs per table above.

External Component Selection

The MK3732-07 requires a minimum number of external components for proper operation.

Decoupling Capacitors

Decoupling capacitors of 0.01 μ F should be connected between VDD and GND on pins 3 and 6, on pins 5 and 6, and on pins 13 and 14, as close to the MK3732-07 as possible. For optimum device performance, the decoupling capacitors should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.

Series Termination Resistor

When the PCB traces between the clock outputs and the loads are over 1 inch, series termination should be used. To series terminate a 50 Ω trace (a commonly used trace impedance) place a 33 Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20 Ω .

Quartz Crystal

The MK3732-07 VCXO function consists of the external crystal and the integrated VCXO oscillator circuit. To assure the best system performance (frequency pull range) and reliability, a crystal device with the recommended parameters must be used, and the layout guidelines discussed in the following section must be followed.

The frequency of oscillation of a quartz crystal is determined by its "cut" and by the load capacitors connected to it. The MK3732-07 incorporates on-chip variable load capacitors that "pull" (change) the frequency of the crystal. The crystal specified for use with the MK3732-07 is designed to have zero frequency error when the total of on-chip + stray capacitance is 14pF.

The external crystal must be connected as close to the chip as possible and should be on the same side of the PCB as the MK3732-07. There should be no via's between the crystal pins and the X1 and X2 device pins. There should be no signal traces underneath or close to the crystal.

Please see application note MAN05 for recommended crystal parameters and suppliers.

Crystal Tuning Load Capacitors

The crystal traces should include pads for small fixed

capacitors, one between X1 and ground, and another between X2 and ground. Stuffing of these capacitors on the PCB is optional. The need for these capacitors is determined at system prototype evaluation, and is influenced by the particular crystal used (manufacture and frequency) and by PCB layout. The typical required capacitor value is 1 to 4 pF.

The procedure for determining the value of these capacitors can be found in application note MAN05.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the MK3732-07. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7V
All Inputs and Outputs	-0.5V to VDD+0.5V
Ambient Operating Temperature	-40 to +85°C
Storage Temperature	-65 to +150°C
Soldering Temperature	260°C

Recommended Operation Conditions

Parameter	Min.	Typ.	Max.	Units
Ambient Operating Temperature	-40	–	+85	°C
Power Supply Voltage (measured in respect to GND)	+3.15		+3.45	V
Reference crystal parameters	Refer to page 3			

DC Electrical Characteristics

VDD=3.3V ±5% , Ambient temperature 0 to +70°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Operating Voltage	VDD		3.15	3.3	3.45	V
Output High Voltage	V _{OH}	I _{OH} = -12 mA	2.4			V
Output Low Voltage	V _{OL}	I _{OL} = 12 mA			0.4	V
Output High Voltage (CMOS Level)	V _{OH}	I _{OH} = -8 mA	VDD-0.4			V
Input High Voltage, binary inputs	V _{IH}	S2, S1, OE	2.0			V
Input High Voltage, trinary input	V _{IH}	S0	VDD-0.5			V
Input Low Voltage, binary inputs	V _{IL}	S2, S1, OE			0.8	V
Input Low Voltage, trinary input	V _{IL}	S0			0.5	V
Operating Supply Current	I _{DD}	No load		12		mA
Short Circuit Current	I _{OS}			±50		mA
Input Capacitance		S2:S0, OE		5		pF
Frequency synthesis error		Both clocks			0	ppm
VIN, VCXO Control Voltage	V _{IA}		0		3.3	V

AC Electrical Characteristics

VDD = 3.3V ±5%, Ambient Temperature 0 to +70° C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Input Crystal Frequency	f_{in}			13.248		MHz
Output Clock Rise Time	t_{OR}	0.8 to 2.0V			1.5	ns
Output Clock Fall Time	t_{OF}	2.0 to 0.8V			1.5	ns
Output Clock Duty Cycle	t_D	At VDD/2	40		60	%
Maximum Absolute Jitter	t_j			±150		ps
Phase Noise, relative to carrier		10 kHz offset		-115		dBc/Hz
Output pullability, note 1	f_P	$0V \leq V_{IN} \leq 3.3V$	±100			ppm


Note 1: External pullable crystal must conform with those listed in application note MAN05

Thermal Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		120		°C/W
	θ_{JA}	1 m/s air flow		115		°C/W
	θ_{JA}	3 m/s air flow		105		°C/W
Thermal Resistance Junction to Case	θ_{JC}			58		°C/W

Package Outline and Package Dimensions (16 pin SOIC)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

Part / Order Number (Note 1)	Marking	Shipping packaging	Package	Temperature
MK3732-07S	MK3732-07S	Tubes	16 pin SOIC	0 to +70° C
MK3732-07STR	MK3732-07S	Tape and Reel	16 pin SOIC	0 to +70° C
MK3732-07SI	MK3732-07SI	Tubes	16 pin SOIC	-40 to +85° C
MK3732-07SITR	MK3732-07SI	Tape and Reel	16 pin SOIC	-40 to +85° C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

<product line email>
<product line phone>

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800 345 7015
+408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology
Singapore (1997) Pte. Ltd.
Reg. No. 199707558G
435 Orchard Road
#20-03 Wisma Atria
Singapore 238877
+65 6 887 5505

Europe

IDT Europe, Limited
Prime House
Barnett Wood Lane
Leatherhead, Surrey
United Kingdom KT22 7DE
+44 1372 363 339



www.IDT.com