

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4069UB **gates** Hex inverter

Product specification
File under Integrated Circuits, IC04



January 1995

Hex inverter


HEF4069UB gates

DESCRIPTION

The HEF4069UB is a general purpose hex inverter. Each of the six inverters is a single stage.



- HEF4069UBP(N): 14-lead DIL; plastic (SOT27-1)
 - HEF4069UBD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
 - HEF4069UBT(D): 14-lead SO; plastic (SOT108-1)
- (): Package Designator North America



FAMILY DATA, I_{DD} LIMITS category GATES

See Family Specifications for V_{IH}/V_{IL} unbuffered stages

Hex inverter

HEF4069UB
gates**AC CHARACTERISTICS**




$V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns

	V_{DD} V	SYMBOL	TYP. MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW LOW to HIGH	5	t_{PHL}	45 90 ns	$18 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		20 40 ns	$9 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		15 25 ns	$7 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5	t_{PLH}	40 80 ns	$13 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		20 40 ns	$9 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		15 30 ns	$7 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
Output transition times HIGH to LOW LOW to HIGH	5	t_{THL}	60 120 ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10		30 60 ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20 40 ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
	5	t_{TLH}	60 120 ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10		30 60 ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20 40 ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$

	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5	$600 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
	10	$4\,000 f_i + \sum (f_o C_L) \times V_{DD}^2$	
	15	$22\,000 f_i + \sum (f_o C_L) \times V_{DD}^2$	

Hex inverter

HEF4069UB
gates




Hex inverter

HEF4069UB
gates

APPLICATION INFORMATION





Some examples of applications for the HEF4069UB are shown below.

In Fig.7 an astable relaxation oscillator is given. The oscillation frequency is mainly determined by $R1C1$, provided $R1 \ll R2$ and $R2C2 \ll R1C1$.



Hex inverter

HEF4069UB
gates



Hex inverter

HEF4069UB
gates

