INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT112

Dual JK flip-flop with set and reset; negative-edge trigger

Product specification Supersedes data of December 1990 File under Integrated Circuits, IC06 1998 Jun 10





Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

FEATURES

· Asynchronous set and reset

· Output capability: standard

I_{CC} category: flip-flops

GENERAL DESCRIPTION

The 74HC/HCT112 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT112 are dual negative-edge triggered JK-type flip-flops featuring individual nJ, nK, clock ($\overline{\text{NCP}}$), set ($\overline{\text{NSD}}$) and reset ($\overline{\text{NRD}}$) inputs.

The set and reset inputs, when LOW, set or reset the outputs as shown in the function table regardless of the levels at the other inputs.

A HIGH level at the clock (nCP) input enables the nJ and nK inputs and data will be accepted. The nJ and nK inputs control the state changes of the flip-flops as shown in the function table. The nJ and nK inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation.

Output state changes are initiated by the HIGH-to-LOW transition of nCP.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \, ^{\circ}\text{C}$; $t_r = t_f = 6 \, \text{ns}$

CVMDOL	DADAMETER	CONDITIONS	TYP	ICAL	UNIT
SYMBOL	PARAMETER	CONDITIONS	нс	нст	
t _{PHL} / t _{PLH}	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$			
	$n\overline{CP}$ to nQ , $n\overline{Q}$		17	19	ns
	$n\overline{S}_D$ to nQ , $n\overline{Q}$		15	15	ns
	$n\overline{R}_D$ to nQ , $n\overline{Q}$		18	19	ns
f _{max}	maximum clock frequency		66	70	MHz
Cı	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per flip-flop	notes 1 and 2	27	30	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 f_i = input frequency in MHz

f_o = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = GND$ to V_{CC}

For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 \text{ V}$

Dual JK flip-flop with set and reset; negative-edge trigger


74HC/HCT112


ORDERING INFORMATION


TYPE		PACKAGE						
NUMBER	NAME	DESCRIPTION	VERSION					
74HC112D; 74HCT112D	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1					
74HC112DB; 74HCT112DB	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1					
74HC112N; 74HCT112N	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1					
74HC112PW; 74HCT112PW	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1					

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	1CP, 2CP	clock input (HIGH-to-LOW, edge triggered)
2, 12	1K, 2K	data inputs; flip-flops 1 and 2
3, 11	1J, 2J	data inputs; flip-flops 1 and 2
4, 10	$1\overline{S}_D$, $2\overline{S}_D$	set inputs (active LOW)
5, 9	1Q, 2Q	true flip-flop outputs
6, 7	$1\overline{Q}, 2\overline{Q}$	complement flip-flop outputs
8	GND	ground (0 V)
15, 14	$1\overline{R}_D$, $2\overline{R}_D$	reset inputs (active LOW)
16	V _{CC}	positive supply voltage







Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112





Fig.4 Functional diagram.

FUNCTION TABLE

OPERATING MODE		II	OUTPUTS				
OPERATING MODE	$n\overline{S}_D$	$n\overline{R}_D$	nCP	nJ	nK	nQ	nQ
asynchronous set	L	Н	Х	Х	Х	Н	L
asynchronous reset	Н	L	Х	Χ	Х	L	Н
undetermined	L	L	Х	Χ	Х	Н	L
toggle	Н	Н	\downarrow	h	h	q	q
load "0" (reset)	Н	Н	\downarrow	I	h	L	Н
load "1" (set)	Н	Н	\downarrow	h	I	Н	L
hold "no change"	Н	Н	\downarrow	- 1	I	q	q

Note

- 1. If $n\overline{S}_D$ and $n\overline{R}_D$ simultaneously go from LOW to HIGH, the output states will be unpredictable.
 - H = HIGH voltage level
 - $\ensuremath{\mathsf{h}} = \ensuremath{\mathsf{HIGH}}$ voltage level one set-up time prior to the HIGH-to-LOW CP transition
 - L = LOW voltage level
 - I = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition
 - $q=\mbox{lower}$ case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW CP transition
 - X = don't care
 - \downarrow = HIGH-to-LOW CP transition



Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I_{CC} category: flip-flops

Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

AC CHARACTERISTICS FOR 74HC

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF$

				-	T _{amb} (°	C)				TES	T CONDITIONS
OVMDOL	DADAMETED				74HC	;					MANEEODMO
SYMBOL	PARAMETER	+25		-40	to +85	-40 t	o +125	UNIT	NIT V _{CC} WAVEFOR (V)		
		min.	typ.	max.	min.	max.	min.	max.		(*)	
			55	175		220		265		2.0	
t _{PHL} / t _{PLH}	propagation delay nCP to nQ		20	35		44		53	ns	4.5	Fig.6
	lioi torio		16	30		37		45		6.0	
	proposition dolay		55	175		220		265		2.0	
t _{PHL} / t _{PLH}	propagation delay		20	35		44		53	ns	4.5	Fig.6
			16	30		37		45		6.0	
	propagation delay		58	180		225		270		2.0	
t _{PHL} / t _{PLH}	nR _D to nQ, nQ		21	36		45		54	ns	4.5	Fig.7
			17	31		38		46		6.0	
	propagation delay		50	155		295		235		2.0	
t _{PHL} / t _{PLH}	nS _D to nQ, nQ		18	31		39		47	ns	4.5	Fig.7
			14	26		33		40		6.0	
			19	75		95		110		2.0	
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.6
			6	13		16		19		6.0	
	clock pulse width	80	22		100		120			2.0	
t _W	HIGH or LOW	16	8		20		24		ns	4.5	Fig.6
		14	6		17		20			6.0	
	set or reset pulse width	80	22		100		120			2.0	
t _W	LOW	16	8		20		24		ns	4.5	Fig.7
		14	6		17		20			6.0	
	removal time	80	22		125		150			2.0	
t _{rem}	nR _D to nCP	16	8		25		30		ns	4.5	Fig.7
		14	6		21		26			6.0	
	removal time	80	-19		100		120			2.0	
t _{rem}	nS _D to nCP	16	-7		20		24		ns	4.5	Fig.7
		14	-6		17		20			6.0	
	set-up time	80	19		100		120			2.0	
t _{su}	nJ, nK to nCP	16	7		20		24		ns	4.5	Fig.6
	, -	14	6		17		20			6.0	
	hold time	0	-11		0		0			2.0	
t _h	nJ, nK to nCP	0	-4		0		0		ns	4.5	Fig.6
		0	-3		0		0			6.0	
	maximum clock pulse	6	20		4.8		4.0			2.0	
f _{max}	frequency	30	60		24		20		MHz	4.5	Fig.6
		35	71		28		24			6.0	

Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I_{CC} category: flip-flops

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
$1\overline{S}_D$, $2\overline{S}_D$	0.5
1K, 2K	0.6
$1\overline{R}_D$, $2\overline{R}_D$	0.65
1J, 2J	1
1CP, 2CP	1

Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

AC CHARACTERISTICS FOR 74HCT

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF$

				-	Γ _{amb} (°	C)				TES	T CONDITIONS
SYMBOL	PARAMETER	74HCT						UNIT		WAVEFORMS	
STINIBUL	PARAMETER		+25		-40	to +85	-40 to	+125	UNII	V _{CC}	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(-,	
t _{PHL} / t _{PLH}	propagation delay nCP to nQ		21	35		44		53	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay nCP to nQ		23	40		50		60	ns	4.5	Fig.6
t _{PHL} / t _{PLH}	propagation delay nR _D to nQ, nQ		22	37		46		56	ns	4.5	Fig.7
t _{PHL} / t _{PLH}	propagation delay nS _D to nQ, nQ		18	32		40		48	ns	4.5	Fig.7
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.6
t _W	clock pulse width HIGH or LOW	16	8		20		24		ns	4.5	Fig.6
t _W	set or reset pulse width LOW	18	10		23		27		ns	4.5	Fig.7
t _{rem}	removal time nR _D to nCP	20	11		25		30		ns	4.5	Fig.7
t _{rem}	removal time nS _D to nCP	20	-8		25		30		ns	4.5	Fig.7
t _{su}	set-up time nJ, nK to nCP	16	7		20		24		ns	4.5	Fig.6
t _h	hold time nJ, nK to nCP	0	-7		0		0		ns	4.5	Fig.6
f _{max}	maximum clock pulse frequency	30	64		24		20		MHz	4.5	Fig.6

Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

AC WAVEFORMS

change for predictable output performance.




Fig.6 Waveforms showing the clock $(n\overline{CP})$ to output $(nQ, n\overline{Q})$ propagation delays, the clock pulse width, the nJ, nK to $n\overline{CP}$ set-up times, the $n\overline{CP}$ to nJ, nK hold times, the output transition times and the maximum clock pulse frequency.




Fig.7 Waveforms showing the set $(n\overline{S}_{\underline{D}})$ and reset $(n\overline{R}_{\underline{D}})$ input to output $(nQ, n\overline{Q})$ propagation delays, the set and reset pulse width and the $n\overline{R}_{\underline{D}}$ and $n\overline{S}_{\underline{D}}$ to $n\overline{CP}$ removal time.


Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

PACKAGE OUTLINES

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT109-1	076E07S	MS-012AC			95-01-23 97-05-22

Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		EUROPEAN	ICCUE DATE			
VERSION	VERSION IEC JEDEC EIAJ				PROJECTION ISSUE DATE	
SOT338-1		MO-150AC				94-01-14 95-02-04

Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT38-1	050G09	MO-001AE				92-10-02 95-01-19

Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE						ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT403-1		MO-153				94-07-12 95-04-04

Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\ max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 $^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 $^{\circ}$ C, contact may be up to 5 seconds.

SO, SSOP and TSSOP

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO, SSOP and TSSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary

between 50 and 300 seconds depending on heating method.

Typical reflow temperatures range from 215 to 250 °C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

WAVE SOLDERING

Wave soldering can be used for all SO packages. Wave soldering is **not** recommended for SSOP and TSSOP packages, because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering is used - and cannot be avoided for SSOP and TSSOP packages - the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

Even with these conditions:

- Only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).
- Do not consider wave soldering TSSOP packages with 48 leads or more, that is TSSOP48 (SOT362-1) and TSSOP56 (SOT364-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in

Dual JK flip-flop with set and reset; negative-edge trigger

74HC/HCT112

one operation within 2 to 5 seconds between 270 and 320 $^{\circ}\text{C}.$

DEFINITIONS

Data sheet status						
Objective specification	This data sheet contains target or goal specifications for product development.					
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.					
Product specification	This data sheet contains final product specifications.					
Limiting values						
more of the limiting values r of the device at these or at a	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or may cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification imiting values for extended periods may affect device reliability.					
Application information						
Where application informati	on is given, it is advisory and does not form part of the specification.					

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.