

October 1987 Revised May 2002

# MM74C74 Dual D-Type Flip-Flop

#### **General Description**

The MM74C74 dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. Each flip-flop has independent data, preset, clear and clock inputs and  $\overline{Q}$  and  $\overline{Q}$  outputs. The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse. Preset or clear is independent of the clock and accomplished by a low level at the preset or clear input.

#### **Features**

■ Supply voltage range: 3V to 15V

■ Tenth power TTL compatible: Drive 2 LPT<sup>2</sup>L loads

■ High noise immunity: 0.45 V<sub>CC</sub> (typ.)

■ Low power: 50 nW (typ.)

Medium speed operation: 10 MHz (typ.) with 10V supply

#### **Applications**


- Automotive
- Data terminals
- Instrumentation
- · Medical electronics
- · Alarm system
- · Industrial electronics
- · Remote metering
- Computers

# **Ordering Code:**

Order Number	Package Number	Package Description
MM74C74M M14A		14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74C74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



Note: A logic "0" on clear sets Q to logic "0".
A logic "0" on preset sets Q to logic "1".

**Top View** 

#### **Truth Table**

Preset	Clear	Q <sub>n</sub>	$\overline{Q}_n$
0	0	0	0
0	1	1	0
1	0	0	1
1	1	Q <sub>n</sub> (Note 1)	$\overline{\mathbb{Q}}_{n}$ (Note 1)

Note 1: No change in output from previous state.

© 2002 Fairchild Semiconductor Corporation

DS005885

## Absolute Maximum Ratings(Note 2)

 $\begin{array}{lll} \mbox{Voltage at Any Pin (Note 2)} & -0.3 \mbox{V to V}_{\mbox{CC}} + 0.3 \mbox{V} \\ \mbox{Operating Temperature Range} & -55 \mbox{^{\circ}C to } + 125 \mbox{^{\circ}C} \\ \mbox{Storage Temperature Range} & -65 \mbox{^{\circ}C to } + 150 \mbox{^{\circ}C} \\ \end{array}$ 

Power Dissipation

Dual-In-Line 700 mW

Small Outline 500 mW

Lead Temperature

(Soldering, 10 seconds) 260°C

Operating  $V_{CC}$  Range 3V to 15V  $V_{CC}$  (Max) 18V

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

#### **DC Electrical Characteristics**

Min/Max limits apply across temperature range unless otherwise noted Symbol Parameter Cor

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	смоѕ		•			
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 5V	3.5			V
		V <sub>CC</sub> = 10V	80			
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 5V			1.5	٧
		V <sub>CC</sub> = 10V			2.0	
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	V <sub>CC</sub> = 5V	4.5			V
		V <sub>CC</sub> = 10V	9.0			
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	V <sub>CC</sub> = 5V			0.5	V
		V <sub>CC</sub> = 10V			1.0	
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>CC</sub> = 15V			1.0	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>CC</sub> = 15V	-1.0			μΑ
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 15V		0.05	60	μΑ
CMOS/LP1	TL INTERFACE	·				•
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 4.75V	V <sub>CC</sub> - 1.5			
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 4.75V			0.8	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 4.75V$ , $I_D = -360 \mu A$	2.4			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 4.75V, I_D = 360 \mu A$			0.4	V
OUTPUT D	RIVE (See Family Characteristics	Data Sheet)			•	•
I <sub>SOURCE</sub>	Output Source Current	$V_{CC} = 5V, V_{IN(0)} = 0V$	-1.75			mA
		$T_A = 25^{\circ}C$ , $V_{OUT} = 0V$				
I <sub>SOURCE</sub>	Output Source Current	$V_{CC} = 10V, V_{IN(0)} = 0V$	-8.0			mA
		$T_A = 25$ °C, $V_{OUT} = 0$ V	-6.0			
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 5V, V_{IN(1)} = 5V$	1.75			mA
		$T_A = 25^{\circ}C$ , $V_{OUT} = V_{CC}$				111/5
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 10V, V_{IN(1)} = 10V$	8.0			mA
		$T_A = 25$ °C, $V_{OUT} = V_{CC}$	8.0			IIIA

### **AC Electrical Characteristics** (Note 3)

 $T_A = 25^{\circ}C$ ,  $C_L = 50$  pF, unless otherwise noted


Symbol	Parameter	Conditions	Min	Тур	Max	Units	
C <sub>IN</sub>	Input Capacitance	Any Input (Note 4)		5.0		pF	
t <sub>pd</sub>	Propagation Delay Time to a	V <sub>CC</sub> = 5V		180	300	ns	
	Logical "0" t <sub>pd0</sub> or Logical "1"	V <sub>CC</sub> = 10V		70	110		
	$t_{pd1}$ from Clock to Q or $\overline{Q}$						
t <sub>pd</sub>	Propagation Delay Time to a	V <sub>CC</sub> = 5V		180	300	ns	
	Logical "0" from Preset or Clear	V <sub>CC</sub> = 10V		70	110		
t <sub>pd</sub>	Propagation Delay Time to a	V <sub>CC</sub> = 5V		250	400	ne	
	Logical "1" from Preset or Clear	V <sub>CC</sub> = 10V		100	150	ns	
t <sub>S0</sub> , t <sub>S1</sub>	Time Prior to Clock Pulse that	V <sub>CC</sub> = 5V	100	50		ns	
	Data Must be Present t <sub>SETUP</sub>	V <sub>CC</sub> = 10V	40	20			
t <sub>H0</sub> , t <sub>H1</sub>	Time after Clock Pulse that	V <sub>CC</sub> = 5V		-20	0	ns	
	Data Must be Held	V <sub>CC</sub> = 10V		-8.0	0		
t <sub>PW1</sub>	Minimum Clock Pulse	V <sub>CC</sub> = 5V		100	250		
	Width $(t_{WL} = t_{WH})$	V <sub>CC</sub> = 10V		40	100	ns	
t <sub>PW2</sub>	Minimum Preset and	V <sub>CC</sub> = 5V		100	160	ns	
	Clear Pulse Width	V <sub>CC</sub> = 10V		40	70		
t <sub>r</sub> , t <sub>f</sub>	Maximum Clock Rise	V <sub>CC</sub> = 5V	15.0			1	
	and Fall Time	V <sub>CC</sub> = 10V	5.0			μs	
f <sub>MAX</sub>	Maximum Clock Frequency	V <sub>CC</sub> = 5V	2.0	3.5		MHz	
		V <sub>CC</sub> = 10V	5.0	8.0		IVITIZ	
C <sub>PD</sub>	Power Dissipation Capacitance	(Note 5)		40		pF	

Note 3: AC Parameters are guaranteed by DC correlated testing.


Note 4: Capacitance is guaranteed by periodic testing.

Note 5: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note—AN-90.

# **Typical Applications**





# **Switching Time Waveform**



 $t_{\rm r}=t_{\rm f}=20~{\rm ns}$ 

# **AC Test Circuit**





#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 $0.075 \pm 0.015$ $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) TYP (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP 0.325 <sup>+0.040</sup> -0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $8.255 + 1.016 \\ -0.381$ 

N144 (REV.E)

www.fairchildsemi.com