National Semiconductor

March 1988

MM74C925, MM74C926, MM74C927, MM74C928
4-Digit Counters with Multiplexed
7-Segment Output Drivers

General Description

These CMOS counters consist of a 4-digit counter, an internal output latch, NPN output sourcing drivers for a 7-segment display, and an internal multiplexing circuitry with four multiplexing outputs. The multiplexing circuit has its own free-running oscillator, and requires no external clock. The counters advance on negative edge of clock. A high signal on the Reset input will reset the counter to zero, and reset the carry-out low. A low signal on the Latch Enable input will latch the number in the counters into the internal output latches. A high signal on Display Select input will select the number in the counter to be displayed; a low level signal on the Display Select will select the number in the output latch to be displayed.

The MM74C925 is a 4-decade counter and has Latch Enable, Clock and Reset inputs.

The MM74C926 is like the MM74C925 except that it has a display select and a carry-out used for cascading counters. The carry-out signal goes high at 6000, goes back low at 0000.

The MM74C927 is like the MM74C926 except the second most significant digit divides by 6 rather than 10. Thus, if the clock input frequency is 10 Hz, the display would read tenths of seconds and minutes (i.e., 9:59.9).

The MM74C928 is like the MM74C926 except the most significant digit divides by 2 rather than 10 and the carry-out is an overflow indicator which is high at 2000, and it goes back low only when the counter is reset. Thus, this is a 3½-digit counter.

Features

- Wide supply voltage range — 3V to 6V
- Guaranteed noise margin — 1V
- High noise immunity — 0.45 V_{CC} (typ.)
- High segment sourcing current — 40 mA
  @ V_{CC} − 1.6V, V_{CC} = 5V
- Internal multiplexing circuitry

Design Considerations

Segment resistors are desirable to minimize power dissipation and chip heating. The DS75492 serves as a good digit driver when it is desired to drive bright displays. When using this driver with a 5V supply at room temperature, the display can be driven without segment resistors to full illumination. The user must use caution in this mode however, to prevent overheating of the device by using too high a supply voltage or by operating at high ambient temperatures.

The input protection circuitry consists of a series resistor, and a diode to ground. Thus input signals exceeding V_{CC} will not be clamped. This input signal should not be allowed to exceed 15V.

Connection Diagrams

Dual-In-Line Package

TL/F/5919–1

Top View

Order Number MM74C925

Dual-In-Line Package

TL/F/5919–2

Top View

Order Number MM74C926, MM74C927 or MM74C928

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Output Pin $GND - 0.3V$ to $V_{CC} + 0.3V$

Voltage at Any Input Pin $GND - 0.3V$ to $+15V$

Operating Temperature
  Range (T_A) $-40°C$ to $+85°C$

Storage Temperature Range $-65°C$ to $+150°C$

Power Dissipation (P_D)   Refer to $P_{D(MAX)}$ vs T_A Graph

Operating V_{CC} Range   3V to 6V

V_{CC} 6.5V

Lead Temperature
  (Soldering, 10 seconds)   260°C

DC Electrical Characteristics Min/Max limits apply at $-40°C \leq T_j \leq +85°C$, unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
CMOS TO CMOS						
$V_{IN(1)}$	Logical "1" Input Voltage	$V_{CC} = 5V$	3.5			V
$V_{IN(0)}$	Logical "0" Input Voltage	$V_{CC} = 5V$			1.5	V
$V_{OUT(1)}$	Logical "1" Output Voltage (Carry-Out and Digit Output Only)	$V_{CC} = 5V$, $I_O = -10\ \mu A$	4.5			V
$V_{OUT(0)}$	Logical "0" Output Voltage	$V_{CC} = 5V$, $I_O = 10\ \mu A$			0.5	V
$I_{IN(1)}$	Logical "1" Input Current	$V_{CC} = 5V$, $V_{IN} = 15V$		0.005	1	μA
$I_{IN(0)}$	Logical "0" Input Current	$V_{CC} = 5V$, $V_{IN} = 0V$	-1	-0.005		μA
I_{CC}	Supply Current	$V_{CC} = 5V$, Outputs Open Circuit, $V_{IN} = 0V$ or $5V$		20	1000	μA
CMOS/LPTTL INTERFACE						
$V_{IN(1)}$	Logical "1" Input Voltage	$V_{CC} = 4.75V$	$V_{CC} - 2$			V
$V_{IN(0)}$	Logical "0" Input Voltage	$V_{CC} = 4.75V$			0.8	V
$V_{OUT(1)}$	Logical "1" Output Voltage (Carry-Out and Digit Output Only)	$V_{CC} = 4.75V$, $I_O = -360\ \mu A$	2.4			V
$V_{OUT(0)}$	Logical "0" Output Voltage	$V_{CC} = 4.75V$, $I_O = 360\ \mu A$			0.4	V
OUTPUT DRIVE						
V_{OUT}	Output Voltage (Segment Sourcing Output)	$I_{OUT} = -65\ mA$, $V_{CC} = 5V$, $T_j = 25°C$ $I_{OUT} = -40\ mA$, $V_{CC} = 5V$ $\begin{cases} T_j = 100°C \\ T_j = 150°C \end{cases}$	$V_{CC} - 2$ $V_{CC} - 1.6$ $V_{CC} - 2$	$V_{CC} - 1.3$ $V_{CC} - 1.2$ $V_{CC} - 1.4$		V V V
R_{ON}	Output Resistance (Segment Sourcing Output)	$I_{OUT} = -65\ mA$, $V_{CC} = 5V$, $T_j = 25°C$ $I_{OUT} = -40\ mA$, $V_{CC} = 5V$ $\begin{cases} T_j = 100°C \\ T_j = 150°C \end{cases}$		20 30 35	32 40 50	Ω Ω Ω
	Output Resistance (Segment Output) Temperature Coefficient			0.6	0.8	%/°C
I_{SOURCE}	Output Source Current (Digit Output)	$V_{CC} = 4.75V$, $V_{OUT} = 1.75V$, $T_j = 150°C$	-1	-2		mA
I_{SOURCE}	Output Source Current (Carry-Out)	$V_{CC} = 5V$, $V_{OUT} = 0V$, $T_j = 25°C$	-1.75	-3.3		mA
I_{SINK}	Output Sink Current (All Outputs)	$V_{CC} = 5V$, $V_{OUT} = V_{CC}$, $T_j = 25°C$	1.75	3.6		mA
θ_{jA}	Thermal Resistance	MM74C925 (Note 4) MM74C926, MM74C927, MM74C928		75 70	100 90	°C/W °C/W

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

Note 4: θ_{jA} measured in free-air with device soldered into printed circuit board.

2

AC Electrical Characteristics* $T_A = 25°C$, $C_L = 50$ pF, unless otherwise noted

Symbol	Parameter	Conditions		Min	Typ	Max	Units
f_{MAX}	Maximum Clock Frequency	$V_{CC} = 5V$, Square Wave Clock	$T_j = 25°C$ $T_j = 100°C$	2 1.5	4 3		MHz MHz
t_r, t_f	Maximum Clock Rise or Fall Time	$V_{CC} = 5V$				15	μs
t_{WR}	Reset Pulse Width	$V_{CC} = 5V$	$T_j = 25°C$ $T_j = 100°C$	250 320	100 125		ns ns
t_{WLE}	Latch Enable Pulse Width	$V_{CC} = 5V$	$T_j = 25°C$ $T_j = 100°C$	250 320	100 125		ns ns
$t_{SET(CK, LE)}$	Clock to Latch Enable Set-Up Time	$V_{CC} = 5V$	$T_j = 25°C$ $T_j = 100°C$	2500 3200	1250 1600		ns ns
t_{LR}	Latch Enable to Reset Wait Time	$V_{CC} = 5V$	$T_j = 25°C$ $T_j = 100°C$	0 0	-100 -100		ns ns
$t_{SET(R, LE)}$	Reset to Latch Enable Set-Up Time	$V_{CC} = 5V$	$T_j = 25°C$ $T_j = 100°C$	320 400	160 200		ns ns
f_{MUX}	Multiplexing Output Frequency	$V_{CC} = 5V$			1000		Hz
C_{IN}	Input Capacitance	Any Input (Note 2)			5		pF

*AC Parameters are guaranteed by DC correlated testing.

Functional Description

Reset — Asynchronous, active high

Display Select — High, displays output of counter
Low, displays output of latch

Latch Enable — High, flow through condition
Low, latch condition

Clock — Negative edge sensitive

Segment Output — Current sourcing with 40 mA @V_{OUT} = $V_{CC} - 1.6V$ (typ.) Also, sink capability = 2 LTTL loads

Digit Output — Current sourcing with 1 mA @V_{OUT} = 1.75V. Also, sink capability = 2 LTTL loads

Carry-Out — 2 LTTL loads. See carry-out waveforms.

## Typical Performance Characteristics

Typical Segment Current vs Output Voltage

Maximum Power Dissipation vs Ambient Temperature

Typical Average Segment Current vs Segment Resistor Value

TL/F/5919–3

Note: V_D = Voltage across digit driver

3

Logic and Block Diagrams

MM74C925

TL/F/5919–4

MM74C926

TL/F/5919–5

MM74C927

TL/F/5919–6

MM74C928

TL/F/5919–7

4

Logic and Block Diagrams (Continued)

Segment Output Driver

TL/F/5919–8

Input Protection

TL/F/5919–9

Common Cathode LED Display


MM74C925
MM74C926
MM74C927
MM74C928

D C B A

TL/F/5919–10

Segment Identification

TL/F/5919–11

Switching Time Waveforms

Input Waveforms

CLOCK

$t_{SET(CK,LE)}$

LATCH ENABLE

t_{WLE} $t_{SET(R,LE)}$

RESET

t_{LR} t_{WR}

TL/F/5919–12

Multiplexing Output Waveforms

T

A_{OUT}

7/32T   1/32T

B_{OUT}

C_{OUT}

D_{OUT}

TL/F/5919–13

$T = 1/f_{MUX}$

5

Switching Time Waveforms (Continued)

Carry-Out Waveforms

CLOCK

MM74C926
CARRY-OUT

COUNT
5999–6000

COUNT
9999–0000

MM74C927
CARRY-OUT

COUNT
5599–6000

COUNT
9599–0000

MM74C928
CARRY-OUT

STAYS HIGH
UNTIL RESET

COUNT
1999–0000

TL/F/5919–14

Physical Dimensions inches (millimeters)

0.785
[19.94] MAX

16   9

0.220–0.310
[5.59–7.87]

R 0.025
[0.64]

1   8

R 0.005–0.020
[0.13–0.51] TYP

0.037 ± 0.005
[0.94 ± 0.13] TYP

0.005
[0.13]
MIN TYP

0.055 ± 0.005
[1.40 ± 0.13] TYP

0.290–0.320
[7.37–8.13]

GLASS SEALANT

0.020–0.060
[0.51–1.52] TYP

0.200
[5.08]
MAX TYP

0.180
[4.57] MAX

0.150
[3.81] MIN TYP

0.010 ± 0.002
[0.25 ± 0.05] TYP

0.125–0.200
[3.18–5.08] TYP

90° ± 4°
TYP

95° ± 5°
TYP

0.080
[2.03] MAX
BOTH ENDS

0.018 ± 0.003
[0.46 ± 0.08] TYP

0.310–0.410
[7.87–10.41]

0.100 ± 0.010
[2.54 ± 0.25] TYP

J16A (REV L)

Ceramic Dual-In-Line Package (J)
Order Number MM74C925J
NS Package Number J16A

Physical Dimensions inches (millimeters) (Continued)

Ceramic Dual-In-Line Package (J)
**Order Number MM74C926J, MM74C927J or MM74C928J**
NS Package Number J18A

J18A (REV L)

Molded Dual-In-Line Package (N)
Order Number MM74C925N
NS Package Number N16E

N16E (REV F)

7

Physical Dimensions inches (millimeters) (Continued)

0.845−0.870
[21.46−22.10]

0.090 [2.29] TYP.

Ø 0.092 [2.34]
0.030 [0.76] MAX

18

10

PIN NO. 1 IDENT

0.245−0.255 [6.22−6.48]

1

9

0.065 [1.65]

0.060 [1.52] TYP

0.040 [1.02] TYP

0.125−0.135 [3.18−3.43]

0.145−0.200 [3.68−5.08] TYP

0.300−0.320 [7.62−8.13]

90° ±4° TYP

0.100 [2.54] TYP

0.015−0.021 [0.38−0.53] TYP

0.125−0.140 [3.18−3.56]

0.010−0.040 [0.25−1.02] TYP

0.020 [0.51] MIN TYP

95° ±5° TYP

0.008−0.014 [0.20−0.36] TYP

0.280 [7.11] MIN

0.310−0.365 [7.87−9.27]

N18A (REV F)

Molded Dual-In-Line Package (N)
Order Number MM74C926N, MM74C927N or MM74C928N
NS Package Number N18A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.