MM74C925 • MM74C926 • MM74C927 • MM74C928 4-Digit Counters with Multiplexed 7-Segment Output Drivers

General Description

FAIRCHILD

The MM74C925, MM74C926, MM74C927 and MM74C928 CMOS counters consist of a 4-digit counter, an internal output latch, NPN output sourcing drivers for a 7-segment display, and an internal multiplexing circuitry with four multiplexing outputs. The multiplexing circuit has its own free-running oscillator, and requires no external clock. The counters advance on negative edge of clock A HIGH signal on the Reset input will reset the counter to zero, and reset the carry-out LOW. A LOW signal on the Latch Enable input will latch the number in the counters into the internal output latches. A HIGH signal on Display Select input will select the number in the counter to be displayed; a LOW level signal on the Display Select will select the number in the output latch to be displayed.

The MM74C925 is a 4-decade counter and has Latch Enable, Clock and Reset inputs.

The MM74C926 is like the MM74C925 except that it has a display select and a carry-out used for cascading counters. The carry-out signal goes HIGH at 6000, goes back LOW at 0000.

The MM74C927 is like the MM74C926 except the second most significant digit divides by 6 rather than 10. Thus, if the clock input frequency is 10 Hz, the display would read tenths of seconds and minutes (i.e., 9:59.9).

The MM74C928 is like the MM74C926 except the most significant digit divides by 2 rather than 10 and the carry-out is an overflow indicator which is HIGH at 2000, and it goes back LOW only when the counter is reset. Thus, this is a $3\%\mbox{-digit}$ counter.

October 1987

Revised January 1999

Features

- Wide supply voltage range: 3V to 6V
- Guaranteed noise margin: 1V
- High noise immunity: 0.45 V_{CC} (typ.)
- High segment sourcing current: 40 mA @ V_{CC} - 1.6V, V_{CC} = 5V
- Internal multiplexing circuitry

Design Considerations

Segment resistors are desirable to minimize power dissipation and chip heating. The DS75492 serves as a good digit driver when it is desired to drive bright displays. When using this driver with a 5V supply at room temperature, the display can be driven without segment resistors to full illumination. The user must use caution in this mode however, to prevent overheating of the device by using too high a supply voltage or by operating at high ambient temperatures.


The input protection circuitry consists of a series resistor, and a diode to ground. Thus input signals exceeding V_{CC} will not be clamped. This input signal should not be allowed to exceed 15V.

Ordering Code:

© 1999 Fairchild Semiconductor Corporation


Order Number	Package Number	Package Description
MM74C925N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C926N	N18A	18-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C927N	N18A	18-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C928N	N18A	18-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

DS005919.prf



www.fairchildsemi.com

2



Absolute Maximum Ratings(Note 1)

$\label{eq:GND-0.3V} \begin{split} & \text{GND} - 0.3\text{V to } \text{V}_{\text{CC}} + 0.3\text{V} \\ & \text{GND} - 0.3\text{V to } + 15\text{V} \end{split}$
-40°C to +85°C
−65°C to +150°C Refer to P _{D(MAX)} vs T _A Graph

Operating V _{CC} Range	3V to 6V
V _{CC}	6.5V
Lead Temperature	
(Soldering, 10 seconds)	260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply at $-40^\circ C \leq t_j \! \leq +\,85^\circ C,$ unless otherwise noted


Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	смоз					
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 5V$	3.5			V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5V$			1.5	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \ \mu A$				
	(Carry-Out and Digit Output		4.5			V
	Only)					
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = 10 \ \mu A$			0.5	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 5V, V _{IN} = 15V		0.005	1	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 5V, V_{IN} = 0V$	-1	-0.005		μΑ
Icc	Supply Current	V _{CC} = 5V, Outputs Open Circuit,		20	1000	μΑ
		$V_{IN} = 0V \text{ or } 5V$				
CMOS/LPT	TL INTERFACE			1		
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 4.75V$	V _{CC} – 2			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	V _{CC} = 4.75V,				
	(Carry-Out and Digit	I _O = -360 μA	2.4			V
	Output Only)					
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75 V$, $I_{O} = 360 \ \mu A$			0.4	V
OUTPUT D	RIVE					
V _{OUT}	Output Voltage (Segment	$I_{OUT} = -65 \text{ mA}, V_{CC} = 5V, T_j = 25^{\circ}C$	V _{CC} – 2	V _{CC} – 1.3		V
	Sourcing Output)	$I_{OUT} = -40 \text{ mA}, V_{CC} = 5V T_{i} = 100^{\circ}\text{C}$	V _{CC} – 1.6	V _{CC} - 1.2		V
		T _i = 150°C	$V_{CC} - 2$	V _{CC} – 1.4		V
R _{ON}	Output Resistance (Segment	$I_{OUT} = -65 \text{ mA}, V_{CC} = 5V, T_j = 25^{\circ}C$		20	32	Ω
	Sourcing Output)	$I_{OUT} = -40 \text{ mA}, V_{CC} = 5V T_j = 100^{\circ}\text{C}$		30	40	Ω
		T _i = 150°C		35	50	Ω
	Output Resistance (Segment			0.6	0.8	%/°C
	Output) Temperature Coefficient					
ISOURCE	Output Source Current	V _{CC} = 4.75V, V _{OUT} = 1.75V, T _i = 150°C	-1	-2		mA
	(Digit Output)					
ISOURCE	Output Source Current	$V_{CC} = 5V, V_{OUT} = 0V, T_i = 25^{\circ}C$	-1.75	-3.3		mA
	(Carry-Out)					
I _{SINK}	Output Sink Current	$V_{CC} = 5V, V_{OUT} = V_{CC}, T_i = 25^{\circ}C$	1.75	3.6		mA
	(All Outputs)					
θ _{iA}	Thermal Resistance	MM74C925: (Note 2)		75	100	°C/W
,		MM74C926, MM74C927, MM74C928		70	90	°C/W

Symbol	Parameter Maximum Clock Frequency	Conditions		Min	Тур	Max	Units
		$V_{CC} = 5V,$	$T_j = 25^{\circ}C$	2	4	1	MHz
		Square Wave C	lock $T_j = 100^{\circ}C$	1.5	3		MHz
t _r , t _f	Maximum Clock Rise or Fall Time	$V_{CC} = 5V$	-			15	μs
t _{WR}	Reset Pulse Width	$V_{CC} = 5V$	$T_j = 25^{\circ}C$	250	100		ns
			$T_j = 100^{\circ}C$	320	125		ns
t _{WLE}	Latch Enable Pulse Width	$V_{CC} = 5V$	$T_j = 25^{\circ}C$	250	100		ns
			$T_j = 100^{\circ}C$	320	125		ns
t _{SET(CK, LE)}	Clock to Latch Enable Set-Up Time	$V_{CC} = 5V$	$T_j = 25^{\circ}C$	2500	1250		ns
			$T_j = 100^{\circ}C$	3200	1600		ns
t _{LR}	Latch Enable to Reset Wait Time	$V_{CC} = 5V$	$T_j = 25^{\circ}C$	0	-100		ns
			$T_j = 100^{\circ}C$	0	-100		ns
$t_{\text{SET}(\text{R}, \text{ LE})}$	Reset to Latch Enable Set-Up Time	$V_{CC} = 5V$	$T_j = 25^{\circ}C$	320	160		ns
			$T_j = 100^{\circ}C$	400	200		ns
f _{MUX}	Multiplexing Output Frequency	$V_{CC} = 5V$		1000			Hz
CIN	Input Capacitance	Any Input (Note	4)	5			pF


Note 3: AC Parameters are guaranteed by DC correl


Note 4: Capacitance is guaranteed by periodic testing.


Typical Performance Characteristics
















7

MM74C925 • MM74C926 • MM74C927 • MM74C928



8



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.