

September 1983 Revised January 2005

# MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

#### **General Description**

The MM74HC74A utilizes advanced silicon-gate CMOS technology to achieve operating speeds similar to the equivalent LS-TTL part. It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

This flip-flop has independent data, preset, clear, and clock inputs and Q and  $\overline{Q}$  outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. Preset and clear are independent of the clock and accomplished by a low level at the appropriate input.

The 74HC logic family is functionally and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

#### **Features**


- Typical propagation delay: 20 ns
- Wide power supply range: 2-6V
- Low quiescent current: 40 µA maximum (74HC Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads

#### **Ordering Code:**

		_				
Order Number	Package	Package Description				
Order Number	Number					
MM74HC74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow				
MM74HC74AMX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow				
MM74HC74ASJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
MM74HC74AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
MM74HC74AMTCX_NL	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
MM74HC74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

#### **Connection Diagram**



#### **Truth Table**

Inputs				Outputs			
PR	CLR CLK D		Q	Q			
L	Н	Х	Х	Н	L		
Н	L	Χ	Χ	L	Н		
L	L	Χ	Χ	H (Note 1)	H (Note 1)		
Н	Н	$\uparrow$	Н	Н	L		
Н	Н	$\uparrow$	L	L	Н		
Н	Н	L	Х	Q0	Q <sub>0</sub>		

Note: Q0 = the level of Q before the indicated input conditions were established.

Note 1: This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (HIGH) level.

© 2005 Fairchild Semiconductor Corporation

DS005106

### Absolute Maximum Ratings(Note 2)

(Note 3)

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC} + 1.5V$
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}$ $+0.5V$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> or GND Current, per pin	
(I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 4)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

## **Recommended Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage	0	$V_{CC}$	V
(V <sub>IN</sub> , <sub>OUT</sub> )			
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns
Note 2: Absolute Maximum Ratings are those	e values	beyond wh	ich dam-

age to the device may occur.

Note 3: Unless otherwise specified all voltages are referenced to ground.

Note 4: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

#### DC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40 to 85°C	$T_A = -55 \text{ to } 125^{\circ}\text{C}$	Units
Symbol	Farameter	Conditions	• CC	Тур		Guaranteed L	Oiilla	
V <sub>IH</sub>	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
V <sub>IL</sub>	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	4.3	3.98	3.84	3.7	V
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	5.2	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μА
	Current							
I <sub>CC</sub>	Maximum Quiescent	V <sub>I N</sub> =V <sub>CC</sub> or GND	6.0V		4.0	40	80	μΑ
	Supply Current	$I_{OUT} = 0 \ \mu A$						

Note 5: For a power supply of 5V  $\pm$ 10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

#### **AC Electrical Characteristics**

 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 15$  pF,  $t_r = t_f = 6$  ns


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating Frequency		72	30	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay Clock to Q or Q		10	30	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay Preset or Clear to Q or Q		17	40	ns
t <sub>REM</sub>	Minimum Removal Time, Preset or Clear to Clock		6	5	ns
t <sub>s</sub>	Minimum Setup Time Data to Clock		10	20	ns
t <sub>H</sub>	Minimum Hold Time Clock to Data		0	0	ns
t <sub>W</sub>	Minimum Pulse Width Clock, Preset or Clear		8	16	ns


#### **AC Electrical Characteristics**

 $C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ ns} \text{ (unless otherwise specified)}$ 


Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	$T_A = -55 \text{ to } 125^{\circ}\text{C}$	Units
Syllibol	raiametei	Conditions	• 00	Тур		Guaranteed L	imits	Oilles
f <sub>MAX</sub>	Maximum Operating		2.0V	22	6	5	4	MHz
	Frequency		4.5V	72	30	24	20	MHz
			6.0V	94	35	28	24	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		2.0V	34	110	140	165	ns
	Delay Clock to Q or Q		4.5V	12	22	28	33	ns
			6.0V	10	19	24	28	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		2.0V	66	150	190	225	ns
	Delay Preset or Clear		4.5V	20	30	38	45	ns
	To Q or Q		6.0V	16	26	33	38	ns
t <sub>REM</sub>	Minimum Removal Time		2.0V	20	50	65	75	ns
	Preset or Clear		4.5V	6	10	13	15	ns
	To Clock		6.0V	5	9	11	13	ns
t <sub>s</sub>	Minimum Setup Time		2.0V	35	80	100	120	ns
	Data to Clock		4.5V	10	16	20	24	ns
			6.0V	8	14	17	20	ns
t <sub>H</sub>	Minimum Hold Time		2.0V		0	0	0	ns
	Clock to Data		4.5V		0	0	0	ns
			6.0V		0	0	0	ns
t <sub>W</sub>	Minimum, Pulse Width		2.0V	30	80	101	119	ns
	Clock, Preset or Clear		4.5V	9	16	20	24	ns
			6.0V	8	14	17	20	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output		2.0V	25	75	95	110	ns
	Rise and Fall Time		4.5V	7	15	19	22	ns
			6.0V	6	13	16	19	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise		2.0V		1000	1000	1000	ns
	and Fall Time		4.5V		500	500	500	ns
			6.0V		400	400	400	ns
C <sub>PD</sub>	Power Dissipation	(per flip-flop)		80				pF
	Capacitance (Note 6)							
C <sub>IN</sub>	Maximum Input			5	10	10	10	pF
	Capacitance							


Note 6:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .







#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB-REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
  D. DIMENSIONING AND TOLERANCES PER ANSI Y14-5M, 1985

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 14 13 12 11 10 9 8 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\frac{0.630 - 8.128}{(7.620 - 8.128)}$ 0.060 0.145 - 0.2004° TYP Optional (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 $0.075 \pm 0.015$ $\overline{(3.175 - 3.810)}$ $(1.905 \pm 0.381)$ (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP 0.325 <sup>+0.040</sup> -0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016

N144 (REV.F)

www.fairchildsemi.com