

February 2008

# MM74HC4066 Quad Analog Switch

### **Features**

- Typical switch enable time: 15ns
- Wide analog input voltage range: 0V–12V
- Low "ON" resistance: 30 typ. (MM74HC4066)
- Low quiescent current: 80µA maximum (74HC)
- Matched switch characteristics
- Individual switch controls


## **General Description**

The MM74HC4066 devices are digitally controlled analog switches utilizing advanced silicon-gate CMOS technology. These switches have low "ON" resistance and low "OFF" leakages. They are bidirectional switches, thus any analog input may be used as an output and visa-versa. Also the MM74HC4066 switches contain linearization circuitry which lowers the "ON" resistance and increases switch linearity. The MM74HC4066 devices allow control of up to 12V (peak) analog signals with digital control signals of the same range. Each switch has its own control input which disables each switch when LOW. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to  $V_{\rm CC}$  and ground.


# **Ordering Information**

Order Number	Package Number	Package Description
MM74HC4066M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4066SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4066MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4066N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.




# **Connection Diagram**



# **Truth Table**

Input	Switch		
CTL	I/O-O/I		
L	"OFF"		
Н	"ON"		

# **Schematic Diagram**



# Absolute Maximum Ratings<sup>(1)</sup>

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5 to +15V
V <sub>IN</sub>	DC Control Input Voltage	–1.5 to V <sub>CC</sub> +1.5V
V <sub>OUT</sub>	DC Switch I/O Voltage	V <sub>EE</sub> -0.5 to V <sub>CC</sub> +0.5V
I <sub>IK</sub> , I <sub>OK</sub>	Clamp Diode Current	±20mA
I <sub>OUT</sub>	DC Output Current, per pin	±25mA
I <sub>CC</sub>	DC V <sub>CC</sub> or GND Current, per pin	±50mA
T <sub>STG</sub>	Storage Temperature Range	−65°C to +150°C
P <sub>D</sub>	Power Dissipation Note 2	600mW
	S.O. Package only	500mW
T <sub>L</sub>	Lead Temperature (Soldering 10 seconds)	260°C

#### Notes:

- 1. Unless otherwise specified all voltages are referenced to ground.
- 2. Power Dissipation temperature derating plastic "N" package: -12mW/°C from 65°C to 85°C.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub>	Supply Voltage	2	12	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input or Output Voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range	-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Times $V_{CC} = 2.0V$		1000	ns
	V <sub>CC</sub> = 4.5V		500	ns
	V <sub>CC</sub> = 6.0V		400	ns

# DC Electrical Characteristics<sup>(3)</sup>

				<b>T</b> <sub>A</sub> =	25°C	T <sub>A</sub> = -40°C to 85°C	T <sub>A</sub> = -55°C to 125°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.		Guaranteed	Limits	Units
V <sub>IH</sub> Minimum HIGH	2.0			1.5	1.5	1.5	V	
	Level Input Voltage	4.5			3.15	3.15	3.15	
		9.0			6.3	5.3	6.3	
		12.0			8.4	8.4	8.4	
V <sub>IL</sub>	Maximum LOW	2.0			0.5	0.5	0.5	V
	Level Input Voltage	4.5			1.35	1.35	1.35	
		9.0			2.7	2.7	2.7	
		12.0			3.6	3.6	3.6	
R <sub>ON</sub>	Maximum "ON"	4.5	$V_{CTL} = V_{IH}, I_{S} = 2.0 \text{mA},$	100	170	200	220	Ω
	Resistance <sup>(4)</sup>	9.0	V <sub>IS</sub> = V <sub>CC</sub> to GND (Figure 1)	50	85	105	110	
		12.0	(Figure 1)	30	70	85	90	
		2.0	$V_{CTL} = V_{IH}$ , $I_S = 2.0$ mA, $V_{IS} = V_{CC}$ or GND (Figure 1)	120	180	215	240	
		4.5		50	80	100	120	
		9.0		35	60	75	80	
	12.0		20	40	60	70		
R <sub>ON</sub>	Maximum "ON"	4.5	$V_{CTL} = V_{IH},$ $V_{IS} = V_{CC}$ to GND	10	15	20	20	Ω
	Resistance	9.0		5	10	15	15	
	Matching	12.0		5	10	15	15	
I <sub>IN</sub>	Maximum Control Input Current		$V_{IN} = V_{CC}$ or GND, $V_{CC} = 2-6V$		±0.1	±1.0	±1.0	μA
I <sub>IZ</sub>	Maximum Switch	6.0	$V_{OS} = V_{CC}$ or GND,	10	±60	±600	±600	nA
"OFF" Leakage Current		9.0	$V_{IS} = GND \text{ or } V_{CC},$ $V_{CTL} = V_{IL} \text{ (Figure 3)}$	15	±80	±800	±800	
	Current	12.0	VCTL - VIL (Figure 3)	20	±100	±1000	±1000	
I <sub>IZ</sub> Maximum Switch "ON" Leakage Current	6.0	$V_{IS} = V_{CC}$ to GND,	10	±40	±150	±150	nA	
		9.0	$V_{CTL} = V_{IH},$ $V_{OS} = OPEN (Figure 2)$	15	±50	±200	±200	
	Guirent	12.0	VOS – OI LIN (I Iguie 2)	20	±60	±300	±300	
I <sub>CC</sub>	Maximum	6.0	$V_{IN} = V_{CC}$ or GND,		2.0	20	40	μA
	Quiescent Supply Current	9.0	$I_{OUT} = 0\mu A$		4.0	40	80	
	Current	12.0			8.0	80	160	

## Notes:

- 3. For a power supply of 5V  $\pm 10\%$  the worst case on resistance (R<sub>ON</sub>) occurs for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current occurs for CMOS at the higher voltage and so the 5.5V values should be used.
- 4. At supply voltages (V<sub>CC</sub>–GND) approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital only when using these supply voltages.

## **AC Electrical Characteristics**

 $V_{CC}$  = 2.0V–6.0V  $V_{EE}$  = 0V–12V,  $C_L$  = 50pF (unless otherwise specified)

				T <sub>A</sub> =	25°C	T <sub>A</sub> = -40°C to 85°C	T <sub>A</sub> = -55°C to 125°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.		Guaranteed	Limits	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	2.0V		25	50	30	75	ns
	Delay Switch In to Out	4.5V		5	10	13	15	
		9.0V		4	8	10	12	
		12.0V		3	7	11	13	
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Switch Turn	2.0V	$R_L = 1k\Omega$	30	100	125	150	ns
	"ON" Delay	4.5V		12	20	25	30	
		9.0V		6	12	15	18	
		12.0V		5	10	13	15	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Switch Turn	2.0V	$R_L = 1k\Omega$	60	168	210	252	ns
	"OFF" Delay	4.5V		25	36	45	54	
		9.0V		20	32	40	48	
		12.0V		15	30	38	45	
f <sub>MAX</sub>	Minimum Frequency	4.5V	$R_L = 600\Omega$ ,	40				MHz
	Response (Figure 7) 20 log ( $V_O/V_I$ ) = -3dB	9.0V	$V_{IS} = 2 V_{PP} \text{ at}$ $(V_{CC}/2)^{(5)(6)}$	100				
	Crosstalk Between	4.5V	$R_L = 600\Omega$ ,	-52				dB
	any Two Switches (Figure 8)	9.0V	F = 1MHz <sup>(6)(7)</sup>	-50				
	Peak Control to Switch	4.5V	$R_L = 600\Omega$ , $F = 1MHz$ ,	100				mV
	Feedthrough Noise (Figure 9)	9.0V	C <sub>L</sub> = 50pF	250				
	Switch OFF Signal	4.5V	$R_L = 600\Omega, F = 1MHz,$	-42				dB
	Feedthrough Isolation (Figure 10)	9.0V	V <sub>(CT)</sub> V <sub>IL</sub> <sup>(6)(7)</sup>	-44				
THD	Total Harmonic	4.5V	$R_L = 10k\Omega$ , $C_L = 50pF$ ,	.013				%
	Distortion (Figure 11)	9.0V	$F = 1 \text{kHz}, V_{\text{IS}} = 4 V_{\text{PP}},$ $V_{\text{IS}} = 8 V_{\text{PP}}$	.008				
C <sub>IN</sub>	Maximum Control Input Capacitance			5	10	10	10	pF
C <sub>IN</sub>	Maximum Switch Input Capacitance			20				pF
C <sub>IN</sub>	Maximum Feedthrough Capacitance		V <sub>CTL</sub> = GND	0.5				pF
C <sub>PD</sub>	Power Dissipation Capacitance			15				pF

#### **Notes**

- 5. Adjust 0dBm for F = 1kHz (Null  $R_L/R_{ON}$  Attenuation).
- 6.  $V_{IS}$  is centered at  $V_{CC}/2$ .
- 7. Adjust input for 0dBm.

# **AC Test Circuits and Switching Time Waveforms**




Figure 1. "ON" Resistance

Figure 2. "ON" Channel Leakage Current




Figure 3. "OFF" Channel Leakage Current




Figure 4.  $t_{PHL}$ ,  $t_{PLH}$  Propagation Delay Time Signal Input to Signal Output




Figure 5.  $t_{\text{PZL}}$ ,  $t_{\text{PLZ}}$  Propagation Delay Time Control to Signal Output




Figure 6.  $t_{PZH}$ ,  $t_{PHZ}$  Propagation Delay Time Control to Signal Output




Figure 7. Frequency Response




Figure 8. Crosstalk: Control Input to Signal Output




Figure 9. Crosstalk Between Any Two Switches




Figure 10. Switch OFF Signal Feedthrough Isolation







Figure 11. Sinewave Distortion

# **Typical Performance Characteristics**






### **Typical Frequency Response**





# **Special Considerations**

In certain applications the external load-resistor current may include both  $V_{CC}$  and signal line components. To avoid drawing  $V_{CC}$  current when switch current flows into the analog switch input pins, the voltage drop across the switch must not exceed 0.6V (calculated from the ON resistance).

## **Physical Dimensions**








- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X145-14M
- E) DRAWING CONFORMS TO ASME Y14.5M-1994
- F) DRAWING FILE NAME: M14AREV13


Figure 12. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


## Physical Dimensions (Continued)





#### LAND PATTERN RECOMMENDATION






DIMENSIONS ARE IN MILLIMETERS

## NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
  B. DIMENSIONS ARE IN MILLIMETERS.
  C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.



M14DREVC

Figure 13. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

## Physical Dimensions (Continued) 5.0±0.1 -A-0.65 0.43 TYP 6.4 4.4±0.1 -B-1.65 3.2 □ 0.2 C B A PIN #1 IDENT. 6.10 0.45 -LAND PATTERN RECOMMENDATION SEE DETAIL A ALL LEAD TIPS 0.90+0.15 1.2 MAX □ 0.1 C 0.09-0.20 -C-0.10±0.05 0.65 0.19 - 0.30 ⊕ 0.13M ABS CS 12.00°TOP & BOTTOM R0.09 min GAGE PLANE 0.25 0°-8° NOTES: 0.6±0.1 A. CONFORMS TO JEDEC REGISTRATION MO-153, SEATING PLANE R0.09min VARIATION AB, REF NOTE 6 1 00 **B. DIMENSIONS ARE IN MILLIMETERS DETAIL A** C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,


- AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982
- E. LANDPATTERN STANDARD: SOP65P640X110-14M
- F. DRAWING FILE NAME: MTC14REV6


Figure 14. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

## Physical Dimensions (Continued)







NOTES: UNLESS OTHERWISE SPECIFIED THIS PACKAGE CONFORMS TO

- A) JEDEC MS-001 VARIATION BA
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
  DIMENSIONS ARE EXCLUSIVE OF BURRS.
- C) MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5-1994
- E) DRAWING FILE NAME: MKT-N14AREV7

Figure 15. 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>®</sup>
Build it Now<sup>™</sup>
CorePLUS<sup>™</sup>
CROSSVOLT<sup>™</sup>
CTL<sup>™</sup>

Current Transfer Logic™ EcoSPARK<sup>®</sup> EZSWITCH™ \*

**E**Z<sup>™</sup> **F**®

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series<sup>™</sup>
FACT<sup>®</sup>

FAST<sup>®</sup>
FastvCore<sup>™</sup>
FlashWriter<sup>®</sup>\*

FPS™ FRFET®

Global Power Resource<sup>sм</sup>

Green FPS™

Green FPS™e-Series™

GTO™

i-Lo™

IntelliMAX™
ISOPLANAR™
MegaBuck™

MICROCOUPLER™ MicroFET™ MicroPak™

MillerDrive™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® POWEREDGE® Power-SPM™ PowerTrench®

Programmable Active Droop<sup>™</sup> QFET<sup>®</sup>

QS™

QT Optoelectronics™
Quiet Series™
RapidConfigure™
SMART START™
SPM®
STEALTH™
SuperFET™
SuperSOT™3
SuperSOT™6
SuperSOT™8

SupreMOS™ SyncFET™ System® GENERAL

The Power Franchise®

the pwer franchise
TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
µSerDes™
UHC®

Ultra FRFET™ UniFET™ VCX™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I33

<sup>\*</sup> EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.