## FAIRCHILD

# **MM74HCT164** 8-Bit Serial-in/Parallel-out Shift Register

### **General Description**

The MM74HCT164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices.

This 8-bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A HIGH level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.

The 74HCT logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\mbox{\scriptsize CC}}$  and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

### Features

- Typical propagation delay: 20 ns
- Low quiescent current: 40 µA maximum (74HCT Series)
- Low input current: 1 μA maximum
- Fanout of 10 LS-TTL loads
- TTL input compatible


# MM74HCT164 8-Bit Serial-in/Parallel-out Shift Registe

### Ordering Code:

Order Number	Package Number	Package Description
MM74HCT164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HCT164SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001, 0.300" Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**





### **Truth Table**

	Inputs				Out	puts	
Clear	Clock	Α	в	Q <sub>A</sub>	QB		Q <sub>H</sub>
L	Х	Х	Х	L	L		L
н	L	х	Х	$Q_{AO}$	$Q_{BO}$		$Q_{HO}$
н	Ŷ	н	н	н	Q <sub>An</sub>		$Q_Gn$
н	Ŷ	L	Х	L	Q <sub>An</sub>		$Q_{Gn}$
н	Ŷ	х	L	L	Q <sub>An</sub>		$Q_{Gn}$

H = HIGH Level (steady state)

L = LOW Level (steady state) X = Irrelevant (any input, including transitions)

 $\begin{array}{l} \uparrow = \mbox{Transition from LOW-to-HIGH level.} \\ \mbox{$Q_{AO}$, $Q_{BO}$, $Q_{HO}$ = the level of $Q_{A}$, $Q_{B}$, or $Q_{H}$, respectively, before the } \end{array}$ 


indicated steady state input conditions were established.

 $Q_{An}$ ,  $Q_{Gn}$  = The level of  $Q_A$  or  $Q_G$  before the most recent  $\uparrow$  transition of

the clock; indicated a one-bit shift.

DS005765.prf © 1999 Fairchild Semiconductor Corporation

www.fairchildsemi.com



www.fairchildsemi.com

2

### Absolute Maximum Ratings(Note 1)

# Recommended Operating Conditions

	-
(Note 2)	
Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (VIN)	–1.5 to $V_{CC}\text{+1.5V}$
DC Output Voltage (V <sub>OUT</sub> )	–0.5 to $V_{CC}$ +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package Only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
DC Input or Output Voltage			
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
(t <sub>r</sub> , t <sub>f</sub> )		500	ns
<b>Note 1:</b> Absolute Maximum Ratings are those age to the device may occur.	values be	eyond whice	ch dam-
Note 2: Unless otherwise specified all voltages	are refere	nced to gr	round.

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	T <sub>A</sub> =	= 25°C	$T_{A} = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
Symbol	Farameter	Conditions	Тур		Guaranteed L	imits	onits
V <sub>IH</sub>	Minimum HIGH Level			2.0	2.0	2.0	V
	Input Voltage						
VIL	Maximum LOW Level			0.8	0.8	0.8	V
	Input Voltage						
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$					
	Output Voltage	$ I_{OUT}  = 20 \ \mu A$	V <sub>CC</sub>	V <sub>CC</sub> - 0.1	V <sub>CC</sub> -0.1	V <sub>CC</sub> - 0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	5.2	4.98	4.84	4.7	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$					
	Voltage	$ I_{OUT}  = 20 \ \mu A$	0	0.1	0.1	0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input	V <sub>IN</sub> = V <sub>CC</sub> or GND		±0.1	±1.0	±1.0	μA
	Current						
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND			İ		
	Supply Current	$I_{OUT} = 0 \ \mu A$		8.0	80	160	μA
		V <sub>IN</sub> = 2.4V or 0.4V (Note 4)		1.0	1.3	1.5	mA


Note 4: This is measured per pin. All other inputs are held at  $\rm V_{\rm CC}$  ground.

www.fairchildsemi.com

Cynn	ool Parar	neter		Conditio	ons		Тур	Guarante Limit	ed (	Unit
f <sub>MAX</sub>	Maximum Operating	1	50% Duty				55	35		MH:
	Frequency from Clo	ck to Q	Cycle Clo	ck						
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagati	ion					17	27		ns
	Delay Clock to Q									
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagati						23	38		ns
	Delay from Clear to									
t <sub>REM</sub>	Minimum Removal	Γime,					3	6		ns
	Clear to Clock		4 > 00				0	10		
t <sub>S</sub>	Minimum Set Up Tir	ne	t <sub>H</sub> ≥ 20 ns				6	13		ns
t.,	Data to Clock Minimum Hold Time		t <sub>S</sub> ≥ 20 ns				1.5	5		ns
t <sub>H</sub>	Clock to Data		15 = 20 115				1.0	5		.13
t <sub>W</sub>	Minimum Pulse Wid	th					9	16		ns
	Clock, Preset or Cle						-			
Symbol	Parameter	Conditi	ons	Тур	25°C Max	Mi	-40°C to 85°C n Max	Min	Max	
f <sub>MAX</sub>	Maximum Operating	m Operating 50% Duty		45	30		25		22	
							20			
	Frequency	Cycle Clock					23			
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	Cycle Clock		20	30		38		45	
	Maximum Propagation Delay from Clock to Q	Cycle Clock					38			
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation	Cycle Clock		20 26	30 41				45 61	
t <sub>PHL</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q	Cycle Clock		26	41		38		61	
	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time	Cycle Clock					38			
t <sub>PHL</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q	Cycle Clock Lue 20 ns		26	41		38		61	
t <sub>PHL</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock			26 4	41 8		38 51 10		61 14	
t <sub>PHL</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time			26 4	41 8		38 51 10		61 14	
t <sub>PHL</sub> t <sub>REM</sub> t <sub>S</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data	t <sub>H</sub> ≥ 20 ns		26 4 7 1.5	41 8 15		38 51 10 19		61 14 23	
t <sub>PHL</sub> t <sub>REM</sub> t <sub>S</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width	t <sub>H</sub> ≥ 20 ns		26 4 7	41 8 15		38 51 10 19		61 14 23	
t <sub>PHL</sub> t <sub>REM</sub> t <sub>S</sub> t <sub>H</sub> t <sub>W</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear	t <sub>H</sub> ≥ 20 ns		26 4 7 1.5	41 8 15 5 18		38 51 10 19 5 22		61 14 23 5 27	
t <sub>PHL</sub> t <sub>REM</sub> t <sub>S</sub> t <sub>H</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and	t <sub>H</sub> ≥ 20 ns		26 4 7 1.5	41 8 15 5		38 51 10 19 5		61 14 23 5	
tPHL tREM ts tH tw t <sub>r</sub> , t <sub>f</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and Fall Time	t <sub>H</sub> ≥ 20 ns		26 4 7 1.5	41 8 15 5 18 500		38 51 10 19 5 22 500		61 14 23 5 27 500	
t <sub>PHL</sub> t <sub>REM</sub> t <sub>S</sub> t <sub>H</sub> t <sub>W</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and	t <sub>H</sub> ≥ 20 ns		26 4 7 1.5	41 8 15 5 18		38 51 10 19 5 22		61 14 23 5 27	
tPHL tREM ts tH tw tr, tr tr, tr tr, tr tr, tr	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and Fall Time Maximum Output	t <sub>H</sub> ≥ 20 ns		26 4 7 1.5	41 8 15 5 18 500		38 51 10 19 5 22 500		61 14 23 5 27 500	
tPHL tREM ts tH tw t <sub>r</sub> , t <sub>f</sub>	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and Fall Time Maximum Output Rise and Fall Time	$t_H \ge 20 \text{ ns}$ $t_S \ge 20 \text{ ns}$		26 4 7 1.5 10	41 8 15 5 18 500		38 51 10 19 5 22 500		61 14 23 5 27 500	
tPHL tREM ts th tw tr, tr tr, tr	Maximum Propagation Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and Fall Time Maximum Output Rise and Fall Time Power Dissipation	$t_H \ge 20 \text{ ns}$ $t_S \ge 20 \text{ ns}$		26 4 7 1.5 10	41 8 15 5 18 500		38 51 10 19 5 22 500		61 14 23 5 27 500	


www.fairchildsemi.com

4



5

www.fairchildsemi.com



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.