

February 1984 Revised January 2005

MM74HCT05 Hex Inverter (Open Drain)

General Description

The MM74HCT05 is a logic function fabricated by using advanced silicon-gate CMOS technology, which provides the inherent benefits of CMOS—low quiescent power and wide power supply range. The device is also input and output characteristic and pinout compatible with standard DM74LS logic families. The MM74HCT05 open drain Hex Inverter requires the addition of an external resistor to perform a wire-NOR function.

All inputs are protected from static discharge damage by internal diodes to $\rm V_{\rm CC}$ and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- Open drain for wire-NOR function
- LS-TTL pinout and threshold compatible
- Fanout of 10 LS-TTL loads
- Typical propagation delays: t_{PZL} (with 1 kΩ resistor) 10 ns


 t_{PLZ} (with 1 k Ω resistor) 8 ns

Ordering Code:

Order Number	Package Number	Package Description			
MM74HCT05M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
MM74HCT05SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
MM74HCT05MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide			
MM74HCT05N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Connection Diagram



Logic Diagram

Typical Application

© 2005 Fairchild Semiconductor Corporation

DS005358

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

(Note 2)

Ower Dissipation (P_D)
(Note 3)

S.O. Package only Lead Temperature (T_L)

(Soldering 10 seconds) 260°C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	4.5	5.5	V
DC Input Voltage (V _{IN})	0	V_{CC}	V
Output Voltage (V _{OUT})	0	5.5	V
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times			
(t_r, t_f)		500	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

 $\textbf{Note 2:} \ \textbf{Unless otherwise specified all voltages are referenced to ground.}$

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics

(VCC = 5V \pm 10%,unless otherwise specified)

Symbol	Parameter	Conditions	T _A = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	Units
			Тур	Guaranteed Limits		
V _{IH}	Minimum HIGH Level Input Voltage			2.0	2.0	V
V _{IL}	Maximum LOW Level Input Voltage			0.8	0.8	V
V _{OL}	Maximum LOW	$V_{IN} = V_{IH}$				
	Level Voltage	$ I_{OUT} = 20 \mu A$	0	0.1	0.1	V
		$ I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	V
		$ I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND,		± 0.1	± 1.0	μА
		V _{IH} or V _{IL}		± 0.1	± 1.0	μΑ
I _{LKG}	Maximum HIGH Level	$V_{IN} = V_{IH}$ or V_{IL} ,		0.5	5.0	μА
	Output Leakage Current	$V_{OUT} = V_{CC}$		0.5	5.0	μΛ
I _{CC}	Maximum Quiescent	V _{IN} = V _{CC} or GND		2.0	20	
	Supply Current	$I_{OUT} = 0\mu A$		2.0	20	μΑ
		V _{IN} = 2.4V or 0.5V (Note 4)		0.3	0.4	mA
I _{OHZ}	Off State Current	V _{CC} = 4.5 - 5.5, V _O = 5.5			10	μΑ

600 mW

500 mW

Note 4: This is measured per input with all other inputs held at V_{CC} or ground.

AC Electrical Characteristics

 $\rm V_{CC}=5V,\,T_A=25^{\circ}C, C_L=15$ pF, $t_r=t_f$ = 6 ns unless otherwise noted.


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t _{PZL}	Maximum Propagation Delay	$R_L = 1 \text{ k}\Omega$	8	15	ns
t _{PLZ}	Maximum Propagation Delay	$R_L = 1 k\Omega$	9	16	ns


AC Electrical Characteristics

 $\mbox{V}_{CC}=5\mbox{V},\,\pm$ 10%, $\mbox{C}_{L}=50\mbox{pF},\,t_{f}=t_{f}=6$ ns unless otherwise specified.

Symbol	Parameter	Conditions	T _A =25°C		T _A = -40 to 85°C	Units
			Тур	Guara	nteed Limits	J.III.
t _{PZL}	Maximum Propagation Delay	$R_L = 1k\Omega$	10	22	28	ns
t _{PLZ}	Maximum Propagation Delay	$R_L = 1 \text{ k}\Omega$	12	20	25	ns
t _{THL}	Maximum Output Fall Time		10	15	19	ns
C _{PD}	Power Dissipation Capacitance (Note 5)	(per gate) R _L = ∞		20		pF
C _{IN}	Maximum Input Capacitance			5	10	pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$.








5


www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABUREF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) TYP (0.356 - 0.584)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

 $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 + 0.040 \\ -0.015 \\ \hline (8.255 + 1.016) \\ -0.381)$

N144 (REV.E)

www.fairchildsemi.com

www.fairchildsemi.com