

March 1995 Revised October 1998

GTLP16612 CMOS 18-Bit TTL/GTLP Universal Bus Transceiver

General Description

The GTLP16612 is an 18-bit universal bus transceiver which provides TTL to GTLP signal level translation. The device is designed to provide a high speed interface between cards operating at TTL logic levels and a backplane operating at GTLP logic levels. High speed backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control which minimizes signal settling times. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal edge-rate control and is Process, Voltage, and Temperature (PVT) compensated. Its function is similar to BTL or GTL but with different driver output levels and receiver threshold. GTLP output low voltage is typically less than 0.5V, the output high is 1.5V and the receiver threshold is 1.0V.

Features

- Bidirectional interface between GTLP and TTL logic levels
- Designed with Edge Rate Control Circuit to reduce output noise
- V_{REF} pin provides external supply reference voltage for receiver threshold
- Submicron Core CMOS technology for low power dissipation
- Special PVT Compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- 5V tolerant inputs and outputs on A-Port
- Bus-Hold data inputs on A-Port to eliminate the need for external pull-up resistors for unused inputs
- Power up/down high impedance
- TTL compatible Driver and Control inputs
- A-Port outputs source/sink -32 mA/+32 mA
- Flow-through architecture optimizes PCB layout
- Open drain on GTLP to support wired-or connection

Ordering Code:


| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| GTLP16612MEA | MS56A | 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118 0.300" Wide |
| GTLP16612MTD | MTD56 | 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Pin Descriptions

| Pin Names | Description |
|--------------|--|
| OEAB | A-to-B Output Enable (Active LOW) |
| OEBA | B-to-A Output Enable (Active LOW) |
| CEAB | A-to-B Clock Enable (Active LOW) |
| CEBA | B-to-A Clock Enable (Active LOW) |
| LEAB | A-to-B Latch Enable (Transparent HIGH) |
| LEBA | B-to-A Latch Enable (Transparent HIGH) |
| CLKAB | A-to-B Clock Pulse |
| CLKBA | B-to-A Clock Pulse |
| V_{REF} | GTLP Input Reference Voltage |
| A1–A18 | A-to-B TTL Data Inputs or |
| | B-to-A 3-STATE Outputs |
| B1-B18 | B-to-A GTLP Data Inputs or |
| | A-to-B Open Drain Outputs |

Connection Diagram



Functional Description

The GTLP16612 combines a universal transceiver function with a TTL to GTLP translation. The A-Port and control pins operate at LVTTL or 5V TTL levels while the B-Port operates at GTLP levels. The transceiver logic includes D-type latches and D-type flip-flops to allow data flow in transparent, latched and clock mode.

The functional operation is described in the truth table below.

Truth Table


(Note 1)

| Inputs | | | | Output | Mode | |
|--------|------|------|------------|--------|-------------------------|-----------------|
| CEAB | OEAB | LEAB | CLKAB | Α | В | |
| Х | Н | Х | Х | Χ | Z | Latched |
| L | L | L | Н | Х | B ₀ (Note 2) | storage |
| L | L | L | L | Χ | B ₀ (Note 3) | of A data |
| Х | L | Н | Х | Г | L | Transparent |
| Х | L | Н | X | Н | Н | |
| L | L | L | 1 | Г | L | Clocked storage |
| L | L | L | \uparrow | Н | Н | of A data |
| Н | L | L | Х | Х | B ₀ (Note 3) | Clock inhibit |

Note 1: A-to-B data flow is shown. B-to-A data flow is similar but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CEBA}}$.

Note 2: Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

Note 3: Output level before the indicated steady-state input conditions were established.



Absolute Maximum Ratings(Note 4)

 $\label{eq:supply Voltage VCCO} \begin{array}{ll} \text{Supply Voltage (V}_{\text{CC}}, \, \text{V}_{\text{CCQ}}) & -0.5 \text{V to } +7.0 \text{V} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to } +7.0 \text{V} \\ \text{DC Output Voltage (V}_{\text{O}}) & \end{array}$

Outputs 3-STATE -0.5 V to +7.0 V Outputs Active (Note 5) $-0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V}$

DC Output Sink Current into

A-Port I_{OL} 64 mA

DC Output Source Current from

A-Port I_{OH} –64 mA

DC Output Sink Current

ESD Performance

into B-Port in the LOW State,

 I_{OL} 80 mA

DC Input Diode Current (I_{IK})

 $V_l < 0V$ –50 mA

DC Output Diode Current (I_{OK})

 $\begin{array}{ccc} \rm V_O < 0V & -50~mA \\ & \rm V_O > V_{CC} & +50~mA \\ \\ \rm Storage~Temperature~(T_{STG}) & -65^{\circ}C~to~+150^{\circ}C \end{array}$

Recommended Operating Conditions (Note 6)

Supply Voltage V_{CC}

 $\begin{array}{c} \text{V}_{\text{CC}} & 3.15\text{V to } 3.45\text{V} \\ \text{V}_{\text{CCQ}} & 4.75\text{V to } 5.25\text{V} \\ \text{Bus Termination Voltage (V}_{\text{TT}}) & 1.35\text{V to } 1.65\text{V} \\ \end{array}$

Input Voltage (V_I)

>2000V

on A-Port and Control Pins 0.0V to 5.5V

HIGH Level Output Current (I_{OH})

A-Port -32 mA

LOW Level Output Current (I_{OL})

A-Port +32 mA B-Port +34 mA

Operating Temperature (T_A) $-40^{\circ}C$ to $+85^{\circ}C$

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristic tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Note 6: Unused inputs must be held high or low.

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, V_{REF} = 1.0V (Unless Otherwise Noted).

| Symbol | | Test Conditions | | Min | Typ (Note 7) | Max | Units |
|----------------------|--------------|--|-----------------------------|-----------------------|-----------------|-----------------------|-------|
| V _{IH} | B-Port | | | V _{REF} +0.1 | | V _{TT} | V |
| | Others | 7 | | 2.0 | | | V |
| V _{IL} | B-Port | | | 0.0 | | V _{REF} -0.1 | ٧ |
| | Others | 7 | | | | 0.8 | 1 |
| V _{REF} | | | | | 1.0 | | V |
| V _{IK} | | $V_{CC} = 3.15V,$ $V_{CCQ} = 4.75V$ | $I_{I} = -18 \text{ mA}$ | | | -1.2 | V |
| V _{OH} | A-Port | V _{CC} , V _{CCQ} = Min to Max (Note 8) | $I_{OH} = -100 \mu A$ | V _{CC} - 0.2 | | | |
| | | V _{CC} = 3.15V | $I_{OH} = -8 \text{ mA}$ | 2.4 | | | ٧ |
| | | V _{CCQ} = 4.75V | $I_{OH} = -32 \text{ mA}$ | 2.0 | | | |
| V _{OL} | A-Port | V _{CC} , V _{CCQ} = Min to Max (Note 8) | $I_{OL} = 100 \mu A$ | | | 0.2 | V |
| | | V _{CC} = 3.15V | I _{OL} = 32 mA | | | 0.5 | |
| | | V _{CCQ} = 4.75V | | | | | |
| | B-Port | V _{CC} = 3.15V V _{CCQ} = 4.75V | I _{OL} = 34 mA | | | 0.65 | V |
| I _I | Control Pins | V _{CC} , V _{CCQ} = 0 or Max | V _I = 5.5V or 0V | | | ±10 | μА |
| | A-Port | V _{CC} = 3.45V | V _I = 5.5V | | | 20 | |
| | | V _{CCQ} = 5.25V | $V_I = V_{CC}$ | | | 1 | μА |
| | | | $V_I = 0$ | | | -30 | 1 |
| | B-Port | V _{CC} = 3.45V | $V_I = V_{CCQ}$ | | | 5 | μА |
| | | V _{CCQ} = 5.25V | $V_I = 0$ | | | -5 | |
| I _{OFF} | A-Port | $V_{CC} = V_{CCQ} = 0$ | V_I or $V_O = 0$ to 4.5V | | | 100 | μА |
| I _{I(hold)} | A-Port | V _{CC} = 3.15V, | V _I = 0.8V | 75 | | | μА |
| | | V _{CCQ} = 4.75V | V _I = 2.0V | -20 | | | |
| I _{OZH} | A-Port | V _{CC} = 3.45V, | V _O = 3.45V | | | 1 | μА |
| | B-Port | V _{CCQ} = 5.25V | V _O = 1.5V | | | 5 | |
| I _{OZL} | A-Port | V _{CC} = 3.45V, | V _O = 0 | | | -20 | μА |
| | B-Port | V _{CCQ} = 5.25V | V _O = 0.65V | | | -10 | |
| I _{CCQ} | A or B | V _{CC} = 3.45V, | Outputs HIGH | | 30 | 40 | |
| (V _{CCQ}) | Ports | $V_{CCQ} = 5.25V,$ $I_{O} = 0,$ | Outputs LOW | | 30 | 40 | mA |
| | | $V_I = V_{CCQ}$ or GND | Outputs Disabled | | 30 | 40 | |
| lcc | A or B | V _{CC} = 3.45V, | Outputs HIGH | | 0 | 1 | |
| (V _{CC}) | Ports | V _{CCQ} = 5.25V, | Outputs LOW | | 0 | 1 | mA |
| | | $I_{O} = 0$, | | | | | |
| | | V _I = V _{CCQ} or GND | Outputs Disabled | | 0 | 1 | 1 |
| Δl _{CC} | A-Port and | V _{CC} = 3.45V, | One Input at 2.7V | | 0 | 1 | mA |
| (Note 9) | Control Pins | V _{CCQ} = 5.25V, | | | | | |
| | | A or Control Inputs at | | | | | |
| | | V _{CC} or GND | | | | | |
| C _{IN} | Control Pins | - 55 | $V_I = V_{CCQ}$ or 0 | | 8 | | |
| C _{I/O} | A-Port | | $V_I = V_{CCQ}$ or 0 | | 9 | | pF |
| C _{I/O} | B-Port | + | $V_1 = V_{CCQ}$ or 0 | - | 6 | ! | |

Note 7: All typical values are at $V_{CC} = 3.3 V$, $V_{CCQ} = 5.0 V$, and $T_A = 25 ^{\circ} C$.

Note 8: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.

Note 9: This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

AC Operating Requirements

Over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 1.0V$ (unless otherwise noted).

| Symbol | | | Min | Max | Unit |
|--------------------|---------------------|----------------------------|-----|-----|------|
| f _{CLOCK} | Max Clock Frequency | | 175 | | MHz |
| t _W | Pulse Duration | LEAB or LEBA HIGH | 3.0 | | ns |
| | | CLKAB or CLKBA HIGH or LOW | 3.2 | | |
| t _S | Setup Time | A before CLKAB↑ | 0.5 | | ns |
| | | B before CLKBA↑ | 3.1 | | |
| | | A before LEAB↓ | 1.3 | | |
| | | B before LEBA↓ | 3.7 | | |
| | | CEAB before CLKAB↑ | 0.4 | | |
| | | CEBA before CLKBA↑ | 1.0 | | |
| t _H | Hold Time | A after CLKAB↑ | 1.5 | | ns |
| | | B after CLKBA↑ | 0.0 | | |
| | | A after LEAB↓ | 0.5 | | |
| | | B after LEBA↓ | 0.0 | | |
| | | CEAB after CLKAB↑ | 1.5 | | |
| | | CEBA after CLKBA↑ | 1.7 | | |

AC Electrical Characteristics

Over recommended range of supply voltage and operating free-air temperature, $V_{REF} = 1.0V$ (unless otherwise noted).


 $C_L = 30\ pF$ for B-Port and $C_L = 50\ pF$ for A-Port.

| Symbol | From | То | Min | Тур | Max | Unit |
|-------------------------------------|----------------------|----------------------|-----|-----------|-----|------|
| | (Input) | (Output) | | (Note 10) | | |
| t _{PLH} | Α | В | 1.0 | 4.3 | 6.5 | ns |
| t _{PHL} | | | 1.0 | 5.0 | 8.2 | |
| t _{PLH} | LEAB | В | 1.8 | 4.5 | 6.7 | ns |
| t _{PHL} | | | 1.5 | 5.3 | 8.6 | |
| t _{PLH} | CLKAB | В | 1.8 | 4.6 | 6.7 | ns |
| t _{PHL} | | | 1.5 | 5.4 | 8.7 | |
| t _{PLH} | OEAB | В | 1.6 | 4.4 | 6.2 | ns |
| t _{PHL} | | | 1.3 | 6.1 | 9.8 | İ |
| t _{RISE} | Transition time, B o | outputs (20% to 80%) | | 2.6 | | ns |
| t _{FALL} | Transition time, B o | outputs (20% to 80%) | | 2.6 | | |
| t _{PLH} | В | A | 2.0 | 5.6 | 8.2 | ns |
| t _{PHL} | | | 1.4 | 5.0 | 7.2 | |
| t _{PLH} | LEBA | А | 2.1 | 4.2 | 6.3 | ns |
| t _{PHL} |] | | 1.9 | 3.3 | 5.0 | |
| t _{PLH} | CLKBA | A | 2.3 | 4.4 | 6.8 | ns |
| t _{PHL} | | | 2.2 | 3.5 | 5.2 | |
| t _{PZH} , t _{PZL} | OEBA | A | 1.5 | 5.0 | 6.2 | ns |
| t_{PHZ}, t_{PLZ} | | | 1.9 | 3.9 | 7.9 | |

Note 10: All typical values are at $V_{CC} = 3.3 V$, $V_{CCQ} = 5.0 V$, and $T_A = 25 ^{\circ} C$.

Test Circuits and Timing Waveforms

Test Circuit for A Outputs




 $\mathbf{C}_{\mathbf{L}}$ includes probes and jig capacitance.

Test Circuit for B Outputs




 ${
m C_L}$ includes probes and jig capacitance. For B-Port outputs, ${
m C_L}=30$ pF is used for worst case edge rate.


Voltage Waveforms Pulse Duration (Vm = 1.5V for A-Port and 1.0V for B-Port)




Voltage Waveforms Propagation Delay Times (A-Port to B-Port)



Voltage Waveforms Setup and Hold Times (Vm = 1.5V for A-Port and 1.0V for B-Port)




Voltage Waveforms Propagation Delay Times



All input pulses have the following characteristics: frequency = 10 MHz, $t_f = t_f = 2$ ns, $Z_O = 50\Omega$. The outputs are measured one at a time with one transition per measurement.


Voltage Waveforms Enable and Disable Times (A-Port)



Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. All input pulses have the following characteristics: frequency = 10 MHz, $t_r = t_f = 2$ ns, $Z_O = 50\Omega$. The outputs are measured one at a time with one transition per measurement.

www.fairchildsemi.com

www.fairchildsemi.com



Package Number MTD56

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.