



General Description

The MAX98306 stereo 3.7W Class D amplifier provides Class AB audio performance with Class D efficiency. This device offers five selectable gain settings (6dB, 9dB, 12dB, 15dB, and 18dB) set by a single gain-select input (GAIN).

Active emissions limiting, edge-rate, and overshoot control circuitry combined with a filterless spread-spectrum modulation scheme (SSM) provide excellent EMI performance while eliminating the need for output filtering found in traditional Class D devices. These features reduce application component count.

The IC's 2.0mA quiescent current with a 3.7V supply extends battery life in portable applications.

The IC is available in a 14-pin TDFN (3mm x 3mm x 0.75mm) package specified over the extended -40 $^{\circ}$ C to +85 $^{\circ}$ C temperature range.

Applications

Smartphones MP3 Players

Tablets Portable Audio Players

Cellular Phones VoIP Phones

Accessory Speakers

Features


- ♦ Output Power 3.7W at 3Ω, 10% THD, 1.7W at 8Ω, 10% THD, with 5V Supply
- ♦ Passes EMI Limit Unfiltered with Up to 12in of Speaker Cable
- ♦ High 83dB PSRR at 217Hz
- Spread-Spectrum Modulation and Active Emissions Limiting
- ♦ Five Pin-Selectable Gains
- **♦ Excellent Click-and-Pop Suppression**
- **♦ Thermal and Overcurrent Protection**
- **♦ Low-Current Shutdown Mode**
- ♦ Space-Saving, 3mm x 3mm x 0.75mm, 14-Pin TDFN

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX98306ETD+	-40°C to +85°C	14 TDFN	+AEV

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Typical Application Circuit



M/IXI/M ____

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Voltage PVDD to PGND0.3V to +6' OUTL+, OUTR+, OUTL-, OUTR-	V
to PGND0.3V to (VPVDD + 0.3V All Other Pins to PGND0.3V to +6'	,
Current	
Continuous Current Into/Out of PVDD, PGND,	
OUTL+, OUTR+, OUTL-, OUTR±800m/	
Continuous Input Current (all other pins)±20m/	Д

Duration of Short Circuit	
OUTL+, OUTR+, OUTL-, OUTR- to PGND o	or PVDD Continuous
OUTL+ to OUTL- or OUTR+ to OUTR	Continuous
Continuous Power Dissipation for a MultiLayer	Board ($T_A = +70^{\circ}C$)
TDFN (deration 24.4mW/°C above +70°C	;)1951.2mW
Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Lead Temperature (10s, soldering)	
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

Junction-to-Ambient Thermal Resistance (θ_{JA}).......41°C/W Junction-to-Case Thermal Resistance (θ_{JA})......8°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(VPVDD = VSHDN = 3.7V, VPGND = 0V, AV = 12dB (GAIN = PVDD), R_L = \infty, R_L connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement bandwidth, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 2)$

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS	
GENERAL							
Supply Voltage Range	VPVDD	Guaranteed by PSRR test	2.6		5.5	V	
Undervoltage Lockout	UVLO			1.8	2.3	V	
Quiagant Supply Current	lov (o.o.	V _P V _{DD} = 3.7V		2	2.7	- mA	
Quiescent Supply Current	IPVDD	$V_{PVDD} = 5.0V$		2.6		IIIA	
Shutdown Supply Current	ISHDN	VSHDN = 0, TA = +25°C		< 1	10	μΑ	
Turn On Time	ton			3.2	10	ms	
Bias Voltage	VBIAS		1.62	V _{PVDD} /2	2.15	V	
		GAIN = PGND	17.5	18	18.5		
	Av	GAIN = 100k Ω to PGND	14.5	15	15.5	dB	
Voltage Gain		GAIN = PVDD	11.5	12	12.5		
		GAIN = 100k Ω to PVDD	8.5	9	9.5]	
		GAIN = unconnected	5.5	6	6.5		
Channel-to-Channel Gain Tracking				0.1		%	
		Av = 18dB (GAIN = PGND)	22	33			
		$A_V = 15Db (GAIN = 100k\Omega to PGND)$	31	46		1	
Input Resistance	RIN	Av = 12dB (GAIN = PVDD)	44	65		kΩ	
		$A_V = 9dB (GAIN = 100k\Omega to PVDD)$	62	93		1	
		Ay = 6dB (GAIN = unconnected)	89	131		1	
Common-Mode Rejection Ratio	CMRR	f _{IN} = 1kHz, input referred		79		dB	
Output Offset Voltage	Vos	T _A = +25°C (Note 3)		±1	±3	mV	

ELECTRICAL CHARACTERISTICS (continued)

 $(VPVDD = VSHDN = 3.7V, VPGND = 0V, AV = 12dB (GAIN = PVDD), R_L = \infty, R_L connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement bandwidth, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 2)$

Power-Supply Rejection Ratio PSRR Ta = +25°C Ta	PARAMETER	SYMBOL	СО	NDITIONS	MIN	TYP N	IAX	UNITS
A-weighted, 32 samples per second (Notes 3, 4) Out of shutdown -73 dBV			Peak voltage, TA =	+25°C Into shutdown		-79		
$ \begin{array}{c} & T_{A} = +25^{\circ}C \\ \text{Power-Supply Rejection Ratio} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C \\ \text{(Note 3)} \end{array} \\ \begin{array}{c} T_{A} = +25^{\circ}C$	Click-and-Pop Level	KCP	A-weighted, 32 sar	mples Out of abutdown		-73	dBV	
PSRR TA = +25°C (Note 3) ripple 63 63 64 65 65 65 65 65 65 65					70	95		
$ \begin{array}{c} \text{(Note 3)} & \begin{array}{c} \text{f = 1kHz, 200mVp.p} \\ \text{ripple} \\ \text{f = 10kHz, 200mVp.p} \\ \text{ripple} \end{array} \end{array} \\ \text{THD+N = 10\%} \\ \begin{array}{c} \text{ThD+N = 10\%} \\ \end{array} \\ \begin{array}$	Dower Supply Paination Patio	DCDD	T _A = +25°C	1		83		dD
$ \text{ThD+N} = 10\% \\ T$	rower-supply nejection natio	FORM	(Note 3)			83		ив
$THD+N = 10\% \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$						77		
$ \text{ThD+N} = 10\% \\ \begin{tabular}{lllllllllllllllllllllllllllllllllll$				1		3.7		
$ \begin{array}{c} ZSPK = 8\Omega + 68\mu H, \\ VPVDD = 5.0V \\ \hline ZSPK = 8\Omega + 68\mu H, \\ VPVDD = 3.7V \\ \hline \\ ZSPK = 3\Omega + 22\mu H, \\ VPVDD = 5.0V \\ \hline \\ ZSPK = 4\Omega + 33\mu H, \\ VPVDD = 5.0V \\ \hline \\ ZSPK = 8\Omega + 68\mu H \\ VPVDD = 5.0V \\ \hline \\ ZSPK = 8\Omega + 68\mu H \\ VPVDD = 3.7V \\ \hline \\ ZSPK = 8\Omega + 68\mu H \\ VPVDD = 3.7V \\ \hline \\ ZSPK = 8\Omega + 68\mu H \\ VPVDD = 3.7V \\ \hline \\ ZSPK = 8\Omega + 4\Omega + 33\mu H, \\ POUT = 1.6W, \\ PVDD = 5.0V \\ \hline \\ ZSPK = 4\Omega + 33\mu H, \\ POUT = 650mW, \\ PVDD = 3.7V \\ \hline \\ ZSPK = 4\Omega + 33\mu H, \\ POUT = 650mW, \\ PVDD = 3.7V \\ \hline \\ ZSPK = 4\Omega + 33\mu H, \\ POUT = 1.3W, \\ VPVDD = 5.0V \\ \hline \\ ZSPK = 4\Omega + 33\mu H, \\ POUT = 1.3W, \\ VPVDD = 5.0V \\ \hline \\ ZSPK = 8\Omega + 68\mu H, \\ POUT = 1.3W, \\ VPVDD = 5.0V \\ \hline \\ ZSPK = 8\Omega + 68\mu H, \\ POUT = 1.3W, \\ VPVDD = 5.0V \\ \hline \\ ZSPK = 8\Omega + 68\mu H, \\ POUT = 725mW, \\ PVDD = 5.0V \\ \hline \\ \end{array} $			TUD. N. 100/			3		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			InD+N = 10%			1.7		W
$THD+N = 1\% \begin{tabular}{l lllllllllllllllllllllllllllllllllll$	Output Power	Dour				0.9		
$THD+N = 1\% \begin{tabular}{lll} & VPVDD = 5.0V & Z.4 & ZSPK = 8\Omega + 68\mu H & VPVDD = 5.0V & ZSPK = 8\Omega + 68\mu H & VPVDD = 3.7V & 0.075 & ZSPK = 3\Omega + 22\mu H, & POUT = 1.6W, & PVDD = 5.0V & ZSPK = 4\Omega + 33\mu H, & POUT = 650mW, & PVDD = 3.7V & ZSPK = 4\Omega + 33\mu H, & POUT = 650mW, & 0.05 & 0.75 & PVDD = 3.7V & ZSPK = 4\Omega + 33\mu H, & POUT = 1.3W, & 0.04 & VPVDD = 5.0V & ZSPK = 8\Omega + 68\mu H, & POUT = 725mW, & PVDD = 5.0V & ZSPK = 8\Omega + 68\mu H, & POUT = 725mW, & PVDD = 5.0V & 0.03 & PVD$	Output Fower					2.9		
						2.4		
$VPVDD = 3.7V \\ ZSPK = 3\Omega + 22\mu H, \\ POUT = 1.6W, \\ PVDD = 5.0V \\ ZSPK = 4\Omega + 33\mu H, \\ POUT = 650mW, \\ PVDD = 3.7V \\ ZSPK = 4\Omega + 33\mu H, \\ POUT = 1.3W, \\ VPVDD = 5.0V \\ ZSPK = 8\Omega + 68\mu H, \\ POUT = 725mW, \\ PVDD = 5.0V \\ O.04 \\ VPVDD = 5.0V \\ O.04 \\ VPVDD = 5.0V \\ O.03 \\ PVDD = 5.0V \\ O.04 \\ VPVDD = 5.0V \\ O.03 \\ PVDD = 5.0V \\ O.03 \\ PVDD = 5.0V \\ O.04 \\ O.05 \\ O.05 \\ O.075 \\ O.075 \\ O.08 \\ O.09 \\ O$						1.4		
						0.075		
Total Harmonic Distortion Plus Noise		popic Distortion Plus		POUT = 1.6W,		0.05		
Noise	Total Harmonic Distortion Plus Noise		f _{IN} = 1kHz	POUT = 650 mW,		0.05 C).75	
POUT = 725mW, 0.03 PVDD = 5.0V		IHD+N		POUT = 1.3W,		0.04		7%
Output Noise A-weighted (Note 3) 29 UVRMS				POUT = 725mW,		0.03		
	Output Noise		A-weighted (Note	3)		29		μVRMS

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{PVDD} = V_{\overline{SHDN}} = 3.7V, V_{PGND} = 0V, A_V = 12dB (GAIN = PVDD), R_L = \infty, R_L connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement bandwidth, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Signal-to-Noise Ratio	SNR	$Z_{SPK} = 8\Omega + 68\mu H$, P_{OUT} at 1% THD+N		99		dB
Efficiency	η	ZSPK = 8Ω +68μH, POUT = 1.4W, f = 1kHz		92		%
Oscillator Frequency	fosc		160	320	540	kHz
Spread-Spectrum Bandwidth				20		kHz
Current Limit		T _A = +25°C		3		А
Thermal-Shutdown Level				+150		°C
Thermal Hysteresis				20		°C
DIGITAL INPUT (SHDN)						
Input-Voltage High	VIH		1.4			V
Input-Voltage Low	VIL				0.4	V
Input Leakage Current		$T_A = +25^{\circ}C, \overline{SHDN} = 0$			±1	μΑ


Note 2: This device is 100% production tested at $T_A = +25$ °C. All temperature limits are guaranteed by design.


Note 3: Amplifier inputs AC-coupled to ground.


Note 4: Specified at room temperature with an 8Ω resistive load in series with a $68\mu H$ inductive load.

Typical Operating Characteristics

 $(V_{PVDD} = V_{\overline{SHDN}} = 5.0V, V_{PGND} = 0V, AV = 12dB, R_L = \infty, R_L connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement bandwidth, T_A = +25°C, unless otherwise noted.)$









Typical Operating Characteristics (continued)

(VPVDD = VSHDN = 5.0V, VPGND = 0V, AV = 12dB, R_L = ∞, R_L connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement bandwidth, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)


 $(VPVDD = V\overline{SHDN} = 5.0V, VPGND = 0V, AV = 12dB, R_L = \infty, R_L connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement bandwidth, TA = +25°C, unless otherwise noted.)$




Typical Operating Characteristics (continued)


 $(VPVDD = V\overline{SHDN} = 5.0V, VPGND = 0V, AV = 12dB, R_L = \infty, R_L connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement bandwidth, TA = +25°C, unless otherwise noted.)$







Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1, 8	PGND	Ground
2	SHDN	Active-Low Shutdown Input. Drive SHDN to PGND to place the device into shutdown. Drive SHDN above 1.4V for normal operation.
3	INL+	Noninverting Audio Left Input
4	INL-	Inverting Audio Left Input
5	GAIN	Gain Select
6	INR-	Inverting Audio Right Input
7	INR+	Noninverting Audio Right Input
9	OUTR-	Negative Right Speaker Output
10	OUTR+	Positive Right Speaker Output
11, 12	PVDD	Power Supply. Bypass PVDD to PGND with a 0.1µF capacitor in parallel with a 10µF capacitor placed as close as possible to the device.
13	OUTL+	Positive Left Speaker Output
14	OUTL-	Negative Left Speaker Output
	EP	Exposed Pad. Connect the exposed pad directly to ground.

Detailed Description

The MAX98306 features low quiescent current, a low-power shutdown mode, comprehensive click-and-pop suppression, and excellent RF immunity.

The IC offers Class AB audio performance with Class D efficiency in a minimal board-space solution.

The Class D amplifier features spread-spectrum modulation, active emissions limiting, edge-rate, and overshoot control circuitry that offers significant improvements to switch-mode amplifier radiated emissions.

The amplifier also features click-and-pop suppression that reduces audible transients on startup and shutdown, as well as thermal-overload and short-circuit protection.

Class D Speaker Amplifier

The filterless Class D amplifier output stage offers much higher efficiency than Class AB amplifiers. The high efficiency of a Class D amplifier is due to the pulse-width modulated (PWM) rail-to-rail switching operation of the output stage transistors. This ensures that any power loss associated with the Class D output stage is mostly due to the I²R loss of the MOSFET on-resistance and quiescent current overhead.

EMI Filterless Output Stage

Traditional Class D amplifiers require the use of external LC filters, or shielding, to meet EN55022B electromagnetic-interference (EMI) regulation standards. Maxim's active-emissions-limiting edge-rate control circuitry and spread-spectrum modulation reduce EMI emissions, while maintaining up to 92% efficiency.

Spread-spectrum modulation and active emissions limiting limit wideband spectral components, while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The IC's spread-spectrum modulator randomly varies the switching frequency by ±20kHz around the center frequency (320kHz). Above 10MHz, the wideband spectrum looks like noise for EMI purposes (Figure 1).

Speaker Current Limit

If the output current of the speaker amplifier exceeds the current limit (3A typ), the IC disables the outputs for approximately 100 μ s. At the end of 100 μ s, the outputs are reenabled. If the fault condition still exists, the IC continues to disable and reenable the outputs until the fault condition is removed.

Table 1. Gain Control Configuration

GAIN PIN	MAXIMUM GAIN (dB)
Connect to PGND	18
Connect to PGND through $100 \text{k}\Omega$ $\pm 5\%$ resistor	15
Connect to PVDD	12
Connect to PVDD through 100kΩ ±5% resistor	9
Unconnected	6




Figure 1. EMI with 12in of Speaker Cable and No Output Filter

Selectable Gain

The IC offers five programmable gains selected using the GAIN input.

Shutdown

The IC features a low-power shutdown mode, drawing $\leq 1 \mu A$ (typ) of supply current. Drive \overline{SHDN} low to place the MAX98306 into shutdown. Drive \overline{SHDN} above 1.4V for normal operation.

Click-and-Pop Suppression

The IC speaker amplifier features Maxim's comprehensive click-and-pop suppression. During startup, the click-and-pop suppression circuitry reduces any audible transient sources internal to the device. When entering shutdown, the differential speaker outputs ramp down to PGND quickly and simultaneously.

Applications Information

Filterless Class D Operation

Traditional Class D amplifiers require an output filter. The filter adds cost and size and decreases THD performance. The IC's filterless modulation scheme does not require an output filter.

Because the switching frequency of the IC is well beyond the bandwidth of most speakers, voice coil movement due to the switching frequency is very small. Use a speaker with a series inductance > 10 μ H. Typical 8 Ω speakers exhibit series inductances in the 20 μ H to 100 μ H range.

Component SelectionPower-Supply Input (PVDD)

PVDD powers the speaker amplifier. PVDD ranges from 2.6V to 5.5V. Bypass PVDD with $0.1\mu F$ and $10\mu F$ capacitors to PGND. Apply additional bulk capacitance at the device if long input traces between PVDD and the power source are used.

Input Filtering

The input-coupling capacitor (C_{IN}), in conjunction with the amplifier's internal input resistance (R_{IN}), forms a highpass filter that removes the DC bias from the incoming signal. These capacitors allow the amplifier to bias the signal to an optimum DC level.

Assuming zero source impedance, CIN is:

$$C_{IN} = \frac{1}{2\pi f_{-3dB} \times R_{IN}}$$

where f_{-3dB} is the -3dB corner frequency and R_{IN} is the typical value as specified in the *Electrical Characteristics* table. Use capacitors with adequately low-voltage coefficients for best low-frequency THD performance. Table 2 shows calculated capacitance values based on a 20Hz highpass filter.

Table 2. Capacitance Value for 20Hz Highpass Filter

GAIN	R _{IN} (kΩ)	C _{IN} for 20Hz (nF)
18	33	241
15	46	173
12	65	122
9	93	86
6	131	61

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Good grounding improves audio performance and prevents switching noise from coupling into the audio signal.


Use wide, low-resistance output traces. As the load impedance decreases, the current drawn from the device increases. At higher current, the resistance of the output traces decrease the power delivered to the load. For example, if 2W is delivered from the device output to a 4Ω load through $100m\Omega$ of total speaker trace, 1.904W is delivered to the speaker. If power is delivered through $10m\Omega$ of total speaker trace, 1.99W is delivered to the speaker. Wide output, supply, and ground traces also improve the power dissipation of the device.

The IC is inherently designed for excellent RF immunity. For best performance, add ground fills around all signal traces on top or bottom PCB planes.

Chip Information

PROCESS: CMOS


Block Diagram



Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
14 TDFN	T1433+2	<u>21-0137</u>	90-0063



Package Information (continued)

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/package. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

COMMON DIMENSIONS						
SYMBOL	MIN.	MAX.				
Α	0.70	0.80				
D	2.90	3.10				
E	2.90	3.10				
A1	0.00	0.05				
L	0.20	0.40				
k 0.25 MIN.						
A2	0.20 REF.					

PACKAGE VARIATIONS								
PKG. CODE	Ν	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e	
T633-2	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF	
T833-2	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	
T833-3	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF	
T1033MK-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF	
T1033-2	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF	
T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF	
T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF	
T1433-3F	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF	

NOTES:

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
- 2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
- 3. WARPAGE SHALL NOT EXCEED 0.10 mm.
- 4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
- 5. DRAWING CONFORMS TO JEDEC MO229, EXCEPT DIMENSIONS "D2" AND "E2", AND T1433-1 & T1433-2.
- 6. "N" IS THE TOTAL NUMBER OF LEADS.
- 7. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- A MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 9. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PbFREE (+) PKG. CODES.



-DRAWING NOT TO SCALE-

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	6/11	Initial release	_

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

14 ______ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600