## Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers


#### Abstract

General Description The MAX9234/MAX9236/MAX9238 deserialize three LVDS serial-data inputs into 21 single-ended LVCMOS/LVTTL outputs. A parallel-rate LVDS clock received with the LVDS data streams provides timing for deserialization. The outputs have a separate supply, allowing 1.8 V to 5 V output logic levels. All these devices are hot-swappable and allow "on-the-fly" frequency programming.

The MAX9234/MAX9236/MAX9238 feature DC balance, which allows isolation between a serializer and deserializer using AC-coupling. Each deserializer decodes data transmitted by one of the MAX9209/MAX9211/ MAX9213/MAX9215 serializers.

The MAX9234 has a rising-edge output strobe. The MAX9236/MAX9238 have a falling-edge output strobe. The MAX9234/MAX9236/MAX9238 operate in DCbalanced mode only. The MAX9234/MAX9236 operate with a parallel input clock of 8 MHz to 34 MHz , while the MAX9238 operates from 16 MHz to 66 MHz . The transition time of the singleended outputs is increased on the low-frequency version parts (MAX9234/MAX9236) for reduced EMI. The LVDS inputs meet ISO 10605 ESD specification, $\pm 25 \mathrm{kV}$ for Air Discharge and $\pm 8 \mathrm{kV}$ Contact Discharge. The MAX9234/MAX9236/MAX9238 are available in 48-pin TSSOP packages and operate over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


## Applications

Automotive Navigation Systems
Automotive DVD Entertainment Systems
Digital Copiers
Laser Printers
-

- DC Balance Allows AC-Coupling for Wider-Input Common-Mode Voltage Range
- On-the-Fly Frequency Programming
- Operating Frequency Range

8MHz to 34MHz (MAX9234/MAX9236)
16MHz to 66MHz (MAX9238)

- Falling-Edge Output Strobe (MAX9236/MAX9238)
- Slower Output Transitions for Reduced EMI (MAX9234/MAX9236)
- High-Impedance Outputs when PWRDWN Is Low Allow Output Busing
- 5V-Tolerant PWRDWN Input
- PLL Requires No External Components
- Up to 1.386Gbps Throughput
- Separate Output Supply Pins Allow Interface to 1.8V, 2.5V, 3.3V, and 5V Logic
- LVDS Inputs Meet ISO 10605 ESD Requirements
- LVDS Inputs Conform to ANSI TIA/EIA-644 LVDS Standard
- Low-Profile, 48-Lead TSSOP Package
- +3.3V Main Power Supply
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Temperature Range

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX9234EUM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP |
| MAX9236EUM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP |
| MAX9238EUM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP |

Functional Diagram and Pin Configuration appear at end of data sheet.

## Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

## ABSOLUTE MAXIMUM RATINGS

| $V_{C c}$ to GND | -0.5 V to +4.0 V |
| :---: | :---: |
| VCCO to GND.................................................-0.5V to +6.0V |  |
| RxIN_, RxCLK IN_ to GND ................................-0.5V to +4.0V |  |
| PWRDWN to GND ..............................................-0.5V to 6.0V |  |
| RxOUT_, RxCLK OUT to GND ...............-0.5V to (VCCO + 0.5V) |  |
| Continuous Power Dissipation ( $\mathrm{TA}^{\text {a }}=+70^{\circ} \mathrm{C}$ ) |  |
| orage Temperature Range | ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| unction Temperature | $+150^{\circ} \mathrm{C}$ |

ESD Protection
Human Body Model ( $\mathrm{RD}=1.5 \mathrm{k} \Omega, \mathrm{CS}=100 \mathrm{pF}$ ) All Pins to GND
ISO 10605 ( $\mathrm{RD}=2 \mathrm{k} \Omega, \mathrm{CS}=330 \mathrm{pF}$ )
Contact Discharge (RxIN_, RxCLK IN_) to GND ........ $\pm 8 \mathrm{kV}$ Air Discharge (RxIN_, RxCLK IN_) to GND ............... $\pm 25 \mathrm{kV}$ Lead Temperature (soldering, 10s) ................................. $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=+3.0 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \overline{\mathrm{PWRDWN}}=$ high, differential input voltage $\left|\mathrm{V}_{\mathrm{ID}}\right|=0.05 \mathrm{~V}$ to 1.2 V , input commonmode voltage $\mathrm{V}_{C M}=\left|\mathrm{V}_{\mathrm{ID}} / 2\right|$ to $2.4 \mathrm{~V}-\left|\mathrm{V}_{\mathrm{ID}} / 2\right|, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=$ $+3.3 \mathrm{~V},\left|\mathrm{~V}_{\text {ID }}\right|=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)($ Notes 1,2$)$

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SINGLE-ENDED INPUT ( $\overline{\text { PWRDWN }}$ ) |  |  |  |  |  |  |  |  |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  |  | 2.0 |  | 5.5 | V |
| Low-Level Input Voltage | VIL |  |  |  | -0.3 |  | +0.8 | V |
| Input Current | IIN | VIN $=$ high or low |  |  | -70 |  | +70 | $\mu \mathrm{A}$ |
| Input Clamp Voltage | $\mathrm{V}_{C L}$ | $\mathrm{ICL}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | V |
| SINGLE-ENDED OUTPUTS (RxOUT_, RxCLK OUT) |  |  |  |  |  |  |  |  |
| High-Level Output Voltage | VOH | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCO}}- \\ 0.1 \end{gathered}$ |  |  | V |
|  |  | $\mathrm{IOH}=-2 \mathrm{~mA}$ | $\begin{aligned} & \text { MAX9234/ } \\ & \text { MAX9236 } \end{aligned}$ | RxCLK OUT | $\begin{gathered} \mathrm{V}_{\text {CCO }}- \\ 0.25 \end{gathered}$ |  |  |  |
|  |  |  |  | RxOUT_ | $\begin{gathered} \mathrm{V}_{\mathrm{CCO}}- \\ 0.40 \end{gathered}$ |  |  |  |
|  |  |  | MAX9238 |  | $\begin{gathered} \text { VCCO } \\ 0.25 \end{gathered}$ |  |  |  |
| Low-Level Output Voltage | VoL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  |  |  |  | 0.1 | V |
|  |  | $\mathrm{IOL}=2 \mathrm{~mA}$ | MAX9234/ | RxCLK OUT |  |  | 0.2 |  |
|  |  |  | MAX9236 | RxOUT_ |  |  | 0.26 |  |
|  |  |  | MAX9238 |  |  |  | 0.2 |  |
| High-Impedance Output Current | Ioz | $\begin{aligned} & \overline{\text { PWRDWN }}=\text { low, } \\ & \text { Vout_ }^{2}=-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CCO}}+0.3 \mathrm{~V} \end{aligned}$ |  |  | -20 |  | +20 | $\mu \mathrm{A}$ |
| Output Short-Circuit Current (Note: Short one output at a time.) | los | $\begin{aligned} & \mathrm{VCCO}=3.0 \mathrm{~V} \text { to } \\ & 3.6 \mathrm{~V}, \mathrm{VOUT}=0 \end{aligned}$ | MAX9234/ | RxCLK OUT | -10 |  | -40 | mA |
|  |  |  | MAX9236 | RxOUT_ | -5 |  | -20 |  |
|  |  |  | MAX9238 |  | -10 |  | -40 |  |
|  |  | $\begin{aligned} & \mathrm{VCCO}=4.5 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V}, \mathrm{VOUT}=0 \end{aligned}$ | MAX9234/ <br> MAX9236 | RxCLK OUT | -28 |  | -75 |  |
|  |  |  |  | RxOUT_ | -14 |  | -37 |  |
|  |  |  | MAX9238 |  | -28 |  | -75 |  |

## Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

## DC ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V} C \mathrm{C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=+3.0 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \overline{\mathrm{PWRDWN}}=$ high, differential input voltage $\left|\mathrm{V}_{\mathrm{ID}}\right|=0.05 \mathrm{~V}$ to 1.2 V , input commonmode voltage $\mathrm{V}_{C M}=\left|\mathrm{V}_{\mathrm{ID}} / 2\right|$ to $2.4 \mathrm{~V}-\left|\mathrm{V}_{\mathrm{ID}} / 2\right|, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=$ $+3.3 \mathrm{~V},\left|\mathrm{~V}_{\mathrm{ID}}\right|=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS INPUTS |  |  |  |  |  |  |  |
| Differential Input-High Threshold | $\mathrm{V}_{\text {TH }}$ |  |  |  |  | 50 | mV |
| Differential Input-Low Threshold | $\mathrm{V}_{\text {TL }}$ |  |  |  | -50 |  | mV |
| Input Current | $\mathrm{IIN+}, \mathrm{IN}$ - | $\overline{\text { PWRDWN }}$ = high or low |  |  | -25 | +25 | $\mu \mathrm{A}$ |
| Power-Off Input Current | IINO+, İNO- | $V_{C C}=V_{C C O}=0$ or open, $\overline{\text { PWRDWN }}=0$ or open |  |  | -40 | +40 | $\mu \mathrm{A}$ |
| Input Resistor 1 | RIN1 | $\overline{\text { PWRDWN }}=$ high or low (Figure 1) |  |  | 42 |  | k $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=0$ or open (Figure 1) |  |  |  | 78 |  |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Worst-Case Supply Current | Iccw | $C_{L}=8 p F$ <br> worst-case <br> pattern; $\mathrm{V}_{\mathrm{CC}}=$ <br> $\mathrm{V}_{\mathrm{Cco}}=3.0 \mathrm{~V}$ to <br> 3.6V, Figure 2 | $\begin{aligned} & \text { MAX9234/ } \\ & \text { MAX9236 } \end{aligned}$ | 8MHz |  | 42 | mA |
|  |  |  |  | 16 MHz |  | 57 |  |
|  |  |  |  | 34 MHz |  | 98 |  |
|  |  |  | MAX9238 | 16 MHz |  | 63 |  |
|  |  |  |  | 34 MHz |  | 106 |  |
|  |  |  |  | 66 MHz |  | 177 |  |
| Power-Down Supply Current | Iccz | $\overline{\text { PWRDWN }}=$ low |  |  |  | 50 | $\mu \mathrm{A}$ |

## Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{C C}=\mathrm{V}_{C C O}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, 100 \mathrm{mV}$ P-p at 200 kHz supply noise, $\mathrm{C}_{\mathrm{L}}=8 \mathrm{pF}, \overline{\mathrm{PWRDWN}}=$ high, differential input voltage $\left|\mathrm{V}_{\mathrm{ID}}\right|=$ 0.1 V to 1.2 V , input common mode voltage $\mathrm{V}_{\mathrm{CM}}=\left|\mathrm{V}_{\mathrm{ID}} / 2\right|$ to $2.4 \mathrm{~V}-\left|\mathrm{V}_{\mathrm{ID}} / 2\right|, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\left.\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=+3.3 \mathrm{~V},\left|\mathrm{~V}_{\text {ID }}\right|=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}.\right)($ Notes $3,4,5)$

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Rise Time | CLHT | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CcO}} \text { to } \\ & 0.9 \mathrm{~V}_{\mathrm{cco}}, \\ & \text { Figure } 3 \end{aligned}$ | MAX9234/ | RxOUT | 3.52 | 5.04 | 6.24 | ns |
|  |  |  | MAX9236 | RxCLK OUT | 2.2 | 3.15 | 3.9 |  |
|  |  |  | MAX9238 |  | 2.2 | 3.15 | 3.9 |  |
| Output Fall Time | CHLT | $0.9 \mathrm{~V}_{\mathrm{cco}}$ to 0.1 Vcco , Figure 3 | $\begin{aligned} & \text { MAX9234/ } \\ & \text { MAX9236 } \end{aligned}$ | RxOUT | 1.95 | 3.18 | 4.35 | ns |
|  |  |  |  | RxCLK OUT | 1.3 | 2.12 | 2.9 |  |
|  |  |  | MAX9238 |  | 1.3 | 2.12 | 2.9 |  |
| RxiN Skew Margin | RSKM | Figure 4 (Note 6) |  | 8MHz | 6600 | 7044 |  | ps |
|  |  |  |  | 16 MHz | 2560 | 3137 |  |  |
|  |  |  |  | 34 MHz | 900 | 1327 |  |  |
|  |  |  | MAX9238 | 66 MHz | 330 | 685 |  |  |
| RxCLK OUT High Time | RCOH | Figures 5a, 5b |  |  | $\begin{aligned} & 0.35 x \\ & \text { RCOP } \end{aligned}$ |  |  | ns |
| RxCLK OUT Low Time | RCOL | Figures 5a, 5b |  |  | $\begin{aligned} & 0.35 x \\ & \text { RCOP } \end{aligned}$ |  |  | ns |
| RxOUT Setup to RxCLK OUT | RSRC | Figures 5a, 5b |  |  | $\begin{aligned} & 0.30 x \\ & \text { RCOP } \end{aligned}$ |  |  | ns |
| RxOUT Hold from RxCLK OUT | RHRC | Figures 5a, 5b |  |  | $\begin{aligned} & 0.45 x \\ & \text { RCOP } \end{aligned}$ |  |  | ns |
| RxCLK IN to RxCLK OUT Delay | RCCD | Figures 6a, 6b |  |  | 4.9 | 6.17 | 8.1 | ns |
| Deserializer Phase-Locked Loop Set | RPLLS | Figure 7 |  |  |  |  | $\begin{array}{r} 32800 \\ \times \text { RCIP } \end{array}$ | ns |
| Deserializer Power-Down Delay | RPDD | Figure 8 |  |  |  |  | 100 | ns |

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except $\mathrm{V}_{\mathrm{TH}}$ and $\mathrm{V}_{\mathrm{TL}}$.
Note 2: Maximum and minimum limits overtemperature are guaranteed by design and characterization. Devices are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 3: AC parameters are guaranteed by design and characterization, and are not production tested. Limits are set at $\pm 6$ sigma.
Note 4: CL includes probe and test jig capacitance.
Note 5: RCIP is the period of RxCLK IN. RCOP is the period of RxCLK OUT. RCIP $=$ RCOP.
Note 6: RSKM measured with $\leq 150$ ps cycle-to-cycle jitter on RxCLK IN.

## Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

$\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=+3.3 \mathrm{~V}, \mathrm{CL}=8 \mathrm{pF}, \overline{\mathrm{PWRDWN}}=\right.$ high, differential input voltage $\left|\mathrm{V}_{\mathrm{ID}}\right|=0.2 \mathrm{~V}$, input common-mode voltage $\mathrm{V} \mathrm{CM}=1.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


MAX9234/MAX9236 RxOUT TRANSITION TIME vs. OUTPUT SUPPLY VOLTAGE (Vcco)


MAX9238
WORST-CASE PATTERN AND PRBS SUPPLY CURRENT vs. FREQUENCY


MAX9238 RxOUT TRANSITION TIME vs. OUTPUT SUPPLY VOLTAGE (Vcco)


## Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| $\begin{gathered} 1,2,4,5,45, \\ 46,47 \end{gathered}$ | RxOUT14-RxOUT20 | Channel 2 Single-Ended Outputs |
| $\begin{gathered} 3,25,32,38, \\ 44 \end{gathered}$ | GND | Ground |
| 6 | N.C. | No Connect |
| 7, 13, 18 | LVDS GND | LVDS Ground |
| 8 | RxINO- | Inverting Channel 0 LVDS Serial Data Input |
| 9 | RxiNO+ | Noninverting Channel 0 LVDS Serial Data Input |
| 10 | RxIN1- | Inverting Channel 1 LVDS Serial Data Input |
| 11 | RxiN1+ | Noninverting Channel 1 LVDS Serial Data Input |
| 12 | LVDS VCc | LVDS Supply Voltage. Bypass to LVDS GND with $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to LVDS $\mathrm{V}_{\mathrm{CC}}$ as possible, with the smallest value capacitor closest to the supply pin. |
| 14 | RxiN2- | Inverting Channel 2 LVDS Serial Data Input |
| 15 | RxiN2+ | Noninverting Channel 2 LVDS Serial Data Input |
| 16 | RxCLK IN- | Inverting LVDS Parallel Rate Clock Input |
| 17 | RxCLK IN+ | Noninverting LVDS Parallel Rate Clock Input |
| 19, 21 | PLL GND | PLL Ground |
| 20 | PLL VCC | PLL Supply Voltage. Bypass to PLL GND with $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to PLL $\mathrm{V}_{\mathrm{CC}}$ as possible, with the smallest value capacitor closest to the supply pin. |
| 22 | PWRDWN | 5V Tolerant LVTTL/LVCMOS Power-Down Input. Internally pulled down to GND. Outputs are high impedance when $\overline{\text { PWRDWN }}=$ low or open. |
| 23 | RxCLK OUT | Parallel Rate Clock Single-Ended Output. The MAX9234 has a rising-edge strobe. The MAX9236/MAX9238 have a falling-edge strobe. |
| $\begin{gathered} 24,26,27,29 \\ 30,31,33 \end{gathered}$ | RxOUT0-RxOUT6 | Channel 0 Single-Ended Outputs |
| 28, 36, 48 | Vcco | Output Supply Voltage. Bypass to GND with $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to $\mathrm{V}_{\mathrm{CCO}}$ as possible, with the smallest value capacitor closest to the supply pin. |
| $\begin{gathered} 34,35,37,39 \\ 40,41,43 \end{gathered}$ | RxOUT7-RxOUT13 | Channel 1 Single-Ended Outputs |
| 42 | Vcc | Digital Supply Voltage. Bypass to GND with $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to $\mathrm{V}_{\mathrm{CC}}$ as possible, with the smallest value capacitor closest to the supply pin. |

# Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers 

## Table 1. Part Equivalent Table

| PART | EQUIVALENT WITH DCB/NC = HIGH OR OPEN | OPERATING <br> FREQUENCY (MHz) | OUTPUT STROBE |
| :---: | :---: | :---: | :---: |
| MAX9234 | MAX9210 | 8 to 34 | Rising edge |
| MAX9236 | MAX9220 | 8 to 34 | Falling edge |
| MAX9238 | MAX9222 | 16 to 66 | Falling edge |

## Detailed Description

The MAX9234/MAX9236 operate at a parallel clock frequency of 8 MHz to 34 MHz . The MAX9238 operates at a parallel clock frequency of 16 MHz to 66 MHz . The transition times of the single-ended outputs are increased on the MAX9234/MAX9236 for reduced EMI.

DC Balance
Data coding by the MAX9209/MAX9211/MAX9213/ MAX9215 serializers (which are companion devices to the MAX9234/MAX9236/MAX9238 deserializers) limits the imbalance of ones and zeros transmitted on each channel. If +1 is assigned to each binary 1 transmitted and -1 is assigned to each binary 0 transmitted, the variation in the running sum of assigned values is called the digital sum variation (DSV). The maximum DSV for the data channels is 10. At most, 10 more zeros than ones, or 10 more ones than zeros, are transmitted. The maximum DSV for the clock channel is five. Limiting the DSV and choosing the correct coupling capacitors maintains differential signal amplitude and reduces jitter due to droop on AC-coupled links.
To obtain DC balance on the data channels, the serializer parallel data is inverted or not inverted, depending on the sign of the digital sum at the word boundary. Two complementary bits are appended to each group of 7 parallel input data bits to indicate to the MAX9234/ MAX9236/MAX9238 deserializers whether the data bits are inverted (see Figure 9). The deserializer restores the original state of the parallel data. The LVDS clock signal alternates duty cycles of $4 / 9$ and $5 / 9$, which maintain DC balance.

## AC-Coupling Benefits

Bit errors experienced with DC-coupling can be eliminated by increasing the receiver common-mode voltage range by AC-coupling. AC-coupling increases the com-mon-mode voltage range of an LVDS receiver to nearly the voltage rating of the capacitor. The typical LVDS driver output is 350 mV centered on an offset voltage of 1.25 V , making single-ended output voltages of 1.425 V and 1.075V. An LVDS receiver accepts signals from 0 to 2.4 V , allowing approximately $\pm 1 \mathrm{~V}$ common-mode difference between the driver and receiver on a DC-coupled
link $(2.4 \mathrm{~V}-1.425 \mathrm{~V}=0.975 \mathrm{~V}$ and $1.075 \mathrm{~V}-0 \mathrm{~V}=1.075 \mathrm{~V})$. Common-mode voltage differences may be due to ground potential variation or common-mode noise. If there is more than $\pm 1 \mathrm{~V}$ of difference, the receiver is not guaranteed to read the input signal correctly and may cause bit errors. AC-coupling filters low-frequency ground shifts and common-mode noise and passes high-frequency data. A common-mode voltage difference up to the voltage rating of the coupling capacitor (minus half the differential swing) is tolerated. DC-balanced coding of the data is required to maintain the differential signal amplitude and limit jitter on an AC-coupled link. A capacitor in series with each output of the LVDS driver is sufficient for AC-coupling. However, two capacitors-one at the serializer output and one at the deserializer input-provide protection in case either end of the cable is shorted to a high voltage.


Figure 1. LVDS Input Circuit


Figure 2. Worst-Case Test Pattern

## Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers



Figure 3. Output Load and Transition Times


Figure 4. LVDS Receiver Input Skew Margin


Figure 5a. MAX9234 Output Setup/Hold and High/Low Times


Figure 5b. MAX9236/MAX9238 Output Setup/Hold and High/Low Times


Figure 6a. MAX9234 Clock-IN to Clock-OUT Delay


Figure 6b. MAX9236/MAX9238 Clock-IN to Clock-OUT Delay


Figure 7. Phase-Locked Loop Set Time

## Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers



Figure 8. Power-Down Delay

## MAX9234/MAX9236/MAX9238 vs. MAX9210/MAX9220/MAX9222

The MAX9234/MAX9236/MAX9238 operate in DC-balance mode only. Pinouts are the same as the MAX9210/MAX9220/MAX9222 except that pin 6 on the MAX9234/MAX9236/MAX9238 is no connect (N.C.). DC balance allows AC-coupling with series capacitors. The MAX9234/MAX9236/MAX9238 are hot-swappable and the input frequency can be changed on the fly, but otherwise the specifications and functionality are the same as the MAX9210/MAX9220/MAX9222 operating in DCbalance mode. See Table 1.

## Applications Information

## Selection of AC-Coupling Capacitors

Voltage droop and the DSV of transmitted symbols cause signal transitions to start from different voltage levels. Because the transition time is finite, starting the signal transition from different voltage levels causes timing jitter. The time constant for an AC-coupled link needs to be chosen to reduce droop and jitter to an acceptable level.
The RC network for an AC-coupled link consists of the LVDS receiver termination resistor (RT), the LVDS driver output resistor (Ro), and the series AC-coupling capacitors (C). The RC time constant for two equal-value series capacitors is $\left(\mathrm{C} \times\left(\mathrm{R}_{\mathrm{T}}+\mathrm{Ro}\right)\right)$ / 2 (Figure 10). The RC time constant for four equal-value series capacitors is $(\mathrm{C} \times(\mathrm{RT}+\mathrm{Ro})) / 4$ (Figure 11).
$\mathrm{R}_{\mathrm{T}}$ is required to match the transmission line impedance (usually $100 \Omega$ ) and Ro is determined by the LVDS driver design (the minimum differential output resistance of $78 \Omega$ for the MAX9209/MAX9211/MAX9213/ MAX9215 serializers is used in the following example). This leaves the capacitor selection to change the system time constant.


Figure 9. Deserializer Serial Input

## Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers



Figure 10. Two Capacitors per Link, AC-Coupled


Figure 11. Four Capacitors per Link, AC-Coupled
$\qquad$

# Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers 

In the following example, the capacitor value for a droop of $2 \%$ is calculated. Jitter due to this droop is then calculated assuming a 1 ns transition time:

$$
C=-(2 \times t B \times D S V) /\left(\ln (1-D) \times\left(R T+R_{O}\right)\right)(E q 1)
$$

where:
C $=$ AC-coupling capacitor (F).
tB $=$ bit time (s).
DSV = digital sum variation (integer).
In = natural log.
$D=$ droop (\% of signal amplitude).
$\mathrm{R}_{\mathrm{T}}=$ termination resistor ( $\Omega$ ).
Ro = output resistance ( $\Omega$ ).
Equation 1 is for two series capacitors (Figure 10). The bit time (tB) is the period of the parallel clock divided by 9. The DSV is 10 . See equation 3 for four series capacitors (Figure 11).
The capacitor for $2 \%$ maximum droop at 8 MHz parallel rate clock is:

$$
\begin{gathered}
C=-(2 \times \mathrm{tB} \times \mathrm{DSV}) /\left(\ln (1-\mathrm{D}) \times\left(\mathrm{R}_{\mathrm{T}}+\mathrm{RO}_{\mathrm{O}}\right)\right) \\
\mathrm{C}=-(2 \times 13.9 \mathrm{~ns} \times 10) /(\ln (1-0.02) \times(100 \Omega+78 \Omega)) \\
C=0.0773 \mu \mathrm{~F}
\end{gathered}
$$

Jitter due to droop is proportional to the droop and transition time:

$$
\mathrm{t} J=\mathrm{t} \boldsymbol{x} \times \mathrm{D}(\mathrm{Eq} 2)
$$

where:
$\mathrm{t} \mathrm{J}=\mathrm{jitter}(\mathrm{s})$.
to $=$ transition time (s) (0 to 100\%).
$\mathrm{D}=$ droop (\% of signal amplitude).
Jitter due to $2 \%$ droop and assumed 1 ns transition time is:

$$
\begin{gathered}
\mathrm{t}_{\mathrm{J}}=1 \mathrm{~ns} \times 0.02 \\
\mathrm{t} J=20 \mathrm{ps}
\end{gathered}
$$

The transition time in a real system depends on the frequency response of the cable driven by the serializer. The capacitor value decreases for a higher frequency parallel clock and for higher levels of droop and jitter. Use high-frequency, surface-mount ceramic capacitors.
Equation 1 altered for four series capacitors (Figure 11) is:

$$
C=-(4 \times \operatorname{tB} \times D S V) /(\ln (1-D) \times(R T+R O))(E q 3)
$$

Input Bias and Frequency Detection
The inverting and noninverting LVDS inputs are internally connected to +1.2 V through $42 \mathrm{k} \Omega(\mathrm{min})$ to provide biasing for AC-coupling (Figure 1). A frequency-detection circuit on the clock input detects when the input is not switching, or is switching at low frequency. In this case, all outputs are driven low. To prevent switching due to noise when the clock input is not driven, bias the clock input to differential +15 mV by connecting a $10 \mathrm{k} \Omega \pm 1 \%$ pullup resistor between the noninverting input and $\mathrm{V}_{\mathrm{C}}$, and a $10 \mathrm{k} \Omega \pm 1 \%$ pulldown resistor between the inverting input and ground. These bias resistors, along with the $100 \Omega \pm 1 \%$ tolerance termination resistor, provide +15 mV of differential input.

Unused LVDS Data Inputs
At each unused LVDS data input, pull the inverting input up to $\mathrm{V}_{\mathrm{CC}}$ using a $10 \mathrm{k} \Omega$ resistor, and pull the noninverting input down to ground using a $10 \mathrm{k} \Omega$ resistor. Do not connect a termination resistor. The pullup and pulldown resistors drive the corresponding outputs low and prevent switching due to noise.

PWRDWN
Driving $\overline{\text { PWRDWN }}$ low puts the outputs in high impedance, stops the PLL, and reduces supply current to $50 \mu \mathrm{~A}$ or less. Driving $\overline{\text { PWRDWN }}$ high drives the outputs low until the PLL locks. The outputs of two deserializers can be bused to form a 2:1 mux with the outputs controlled by PWRDWN. Wait 100ns between disabling one deserializer (driving PWRDWN Iow) and enabling the second one (driving PWRDWN high) to avoid contention of the bused outputs.

Input Clock and PLL Lock Time
There is no required timing sequence for the application or reapplication of the parallel rate clock (RxCLK IN) relative to $\overline{\mathrm{PWRDWN}}$, or to a power-supply ramp for proper PLL lock. The PLL lock time is set by an internal counter. The maximum time to lock is 32,800 clock periods. Power and clock should be stable to meet the lock-time specification. When the PLL is locking, the outputs are low.

# Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers 

## Power-Supply Bypassing

There are separate on-chip power domains for digital circuits, outputs, PLL, and LVDS inputs. Bypass each Vcc, Vcco, PLL Vcc, and LVDS Vcc pin with high-frequency, surface-mount ceramic $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.

## Cables and Connectors

Interconnect for LVDS typically has a differential impedance of $100 \Omega$. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.
Twisted-pair and shielded twisted-pair cables offer superior signal quality compared to ribbon cable and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.

## Board Layout

Keep the LVTTL/LVCMOS outputs and LVDS input signals separated to prevent crosstalk. A four-layer PC board with separate layers for power, ground, LVDS inputs, and digital signals is recommended.

## ESD Protection

The MAX9234/MAX9236/MAX9238 ESD tolerance is rated for Human Body Model and ISO 10605 standards. ISO 10605 specifies ESD tolerance for electronic systems. The Human Body Model discharge components are $C s=100 \mathrm{pF}$ and $\mathrm{RD}_{\mathrm{D}}=1.5 \mathrm{k} \Omega$ (Figure 12). For the Human Body Model, all pins are rated for $\pm 5 \mathrm{kV}$ contact discharge. The ISO 10605 discharge components are $C S=330 p F$ and $R_{D}=2 k \Omega$ (Figure 13). For ISO 10605, the LVDS outputs are rated for $\pm 8 \mathrm{kV}$ contact and $\pm 25 \mathrm{kV}$ air discharge.


Figure 12. Human Body ESD Test Circuit

5V Tolerant Input
$\overline{\text { PWRDWN }}$ is 5 V tolerant and is internally pulled down to GND.

Skew Margin (RSKM)
Skew margin (RSKM) is the time allowed for degradation of the serial data sampling setup and hold times by sources other than the deserializer. The deserializer sampling uncertainty is accounted for and does not need to be subtracted from RSKM. The main outside contributors of jitter and skew that subtract from RSKM are interconnect intersymbol interference, serializer pulse position uncertainty, and pair-to-pair path skew.

## Vcco Output Supply and Power Dissipation

The outputs have a separate supply (VCCO) for interfacing to systems with 1.8 V to 5 V nominal input-logic levels. The DC Electrical Characteristics table gives the maximum supply current for $\mathrm{VCCO}=3.6 \mathrm{~V}$ with 8 pF load at several switching frequencies with all outputs switching in the worst-case switching pattern. The approximate incremental supply current for VCco other than 3.6 V with the same 8 pF load and worst-case pattern can be calculated using:

$$
\begin{aligned}
\mathrm{I}= & \mathrm{C} T V_{I} 0.5 f \mathrm{f} \times 21 \text { (data outputs) } \\
& +\mathrm{CT} \mathrm{~V} \mid \mathrm{fC} \times 1 \text { (clock output) }
\end{aligned}
$$

where:
I| = incremental supply current.
$\mathrm{C}_{\mathrm{T}}=$ total internal (CINT) and external (CL) load capacitance.
$\mathrm{V}_{\mathrm{I}}=$ incremental supply voltage.
$\mathrm{f}_{\mathrm{C}}=$ output clock-switching frequency.
The incremental current is added to (for VCCO $>3.6 \mathrm{~V}$ ) or subtracted from (for $\mathrm{VCCO}^{2} 3.6 \mathrm{~V}$ ) the DC Electrical Characteristics table maximum supply current. The internal output buffer capacitance is CINT $=6 \mathrm{pF}$. The worst-case pattern-switching frequency of the data outputs is half the switching frequency of the output clock.


Figure 13. ISO 10605 Contact Discharge ESD Test Circuit

# Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers 

In the following example, the incremental supply current is calculated for $\mathrm{V}_{\mathrm{CCO}}=5.5 \mathrm{~V}, \mathrm{f} \mathrm{C}=34 \mathrm{MHz}$, and $\mathrm{CL}=8 \mathrm{pF}$ :

$$
\begin{gathered}
V_{I}=5.5 \mathrm{~V}-3.6 \mathrm{~V}=1.9 \mathrm{~V} \\
\mathrm{CT}=\mathrm{CINT}^{2}+\mathrm{CL}=6 \mathrm{pF}+8 \mathrm{pF}=14 \mathrm{pF}
\end{gathered}
$$

where:
$\mathrm{I}=\mathrm{CT}_{\mathrm{T}} \mathrm{V}$ I $0.5 \mathrm{~F}_{\mathrm{C}} \times 21$ (data outputs) $+\mathrm{CTV} \mathrm{IfC} \times 1$ (clock output).
$I_{I}=(14 \mathrm{pF} \times 1.9 \mathrm{~V} \times 0.5 \times 34 \mathrm{MHz} \times 21)+(14 \mathrm{pF} \times 1.9 \mathrm{~V} \times$ 34 MHz ).
$I=9.5 \mathrm{~mA}+0.9 \mathrm{~mA}=10.4 \mathrm{~mA}$.
The maximum supply current in DC-balanced mode for $\mathrm{VCC}=\mathrm{VCCO}=3.6 \mathrm{~V}$ at $\mathrm{fc}=34 \mathrm{MHz}$ is 106 mA (from the DC Electrical Characteristics table). Add 10.4 mA to get the total approximate maximum supply current at $\mathrm{V}_{\mathrm{CCO}}$ $=5.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$.
If the output supply voltage is less than $\mathrm{VCCO}=3.6 \mathrm{~V}$, the reduced supply current can be calculated using the same formula and method.
At high switching frequency, high supply voltage, and high capacitive loading, power dissipation can exceed the package power-dissipation rating. Do not exceed the maximum package power-dissipation rating. See the Absolute Maximum Ratings for maximum package power-dissipation capacity and temperature derating.

Functional Diagram


Rising- or Falling-Edge Output Strobe
The MAX9234 has a rising-edge output strobe, which latches the parallel output data into the next chip on the rising edge of RxCLK OUT. The MAX9236/MAX9238 have a falling-edge output strobe, which latches the parallel output data into the next chip on the falling edge of RxCLK OUT. The deserializer output strobe polarity does not need to match the serializer input strobe polarity. A deserializer with rising- or fallingedge output strobe can be driven by a serializer with a rising-edge input strobe.

Pin Configuration


[^0]
## Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.


[^0]:    MAX9234 TRANSISTOR COUNT: 14,104
    MAX9236 TRANSISTOR COUNT: 14,104
    MAX9238 TRANSISTOR COUNT: 14,104
    PROCESS: CMOS

