

#### **General Description**

The MAX9156 is an LVPECL-to-LVDS level translator that accepts a single LVPECL input and translates it to a single LVDS output. It is ideal for interfacing between LVPECL and LVDS interfaces in systems that require minimum jitter, noise, power, and space.

Ultra-low, 23psp-p added deterministic jitter and 0.6ps<sub>RMS</sub> added random jitter ensure reliable communication in high-speed links that are highly sensitive to timing errors, especially those incorporating clock-anddata recovery, PLLs, serializers, or deserializers. The MAX9156's switching performance guarantees a 200Mbps data rate, but minimizes radiated noise by guaranteeing 0.5ns minimum output transition time.

The MAX9156 operates from a single +3.3V supply and consumes only 10mA supply current over a -40°C to +85°C temperature range. It is available in a tiny 6-pin SC70 package (half the size of a SOT23). Refer to the MAX9155 data sheet for a low-jitter, low-noise LVDS repeater in an SC70 package.

#### Features

- ♦ Tiny SC70 Package
- ♦ Ultra-Low Jitter 23psp-p Added Deterministic Jitter (2<sup>23</sup>-1 PRBS)
  - 0.6ps<sub>RMS</sub> Added Random Jitter
- ♦ 0.5ns (min) Transition Time Minimizes Radiated **Noise**
- ♦ 200Mbps Guaranteed Data Rate
- ♦ Low 10mA Supply Current
- ♦ Output Conforms to ANSI/EIA/TIA-644 LVDS Standard
- ♦ High-Impedance Inputs and Outputs in **Power-Down Mode**

#### **Applications**


Digital Cross-Connects Add/Drop Muxes Network Switches/Routers Cellular Phone Base Stations **DSLAMs** Multidrop Buses

#### **Ordering Information**


Pin Configuration

PART	TEMP. RANGE	PIN- PACKAGE	TOP MARK	
MAX9156EXT-T	-40°C to +85°C	6 SC70-6	ABD	

#### Typical Operating Circuit



### TOP VIEW MIXLM



MIXIM

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

#### **ABSOLUTE MAXIMUM RATINGS**

$\begin{array}{llllllllllllllllllllllllllllllllllll$	Storage Temperature Range
0-1 111 3C70 (derate 3.111W/ C above +70 C)24311W	ead Temperature (soldering, 10s)+300 C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, R_L = 100 \Omega \pm 1\%, |V_{ID}| = 0.05 \text{V to } V_{CC}, V_{CM} = |V_{ID}|/2| \text{ to } V_{CC} - |V_{ID}|/2|, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values at  $V_{CC} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C}.)$  (Notes 1, 2)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
LVPECL INPUT							
Differential Input High Threshold	V <sub>TH</sub>				7	50	mV
Differential Input Low Threshold	$V_{TL}$			-50	-7		mV
Input Resistor	R <sub>IN</sub>	Figure 1		360	1328		kΩ
Input Current	La L	IN+ = 3.6V, IN- = 0		-10	2.7	10	μΑ
Input Current	I <sub>IN+</sub> , I <sub>IN-</sub>	IN+=0, $IN$	IN+ = 0, IN- = 3.6V		2.7	10	
Power Off Input Current		$V_{CC} = 0$ ,	IN+ = 3.6V, IN- = 0	-10	2.7	10	
Power-Off Input Current I <sub>IN+</sub> , I <sub>IN-</sub>		Figure 1	IN+ = 0, IN- = 3.6V	-10	2.7	10	μΑ
LVDS OUTPUT							
Differential Output Voltage	V <sub>OD</sub>	Figure 2		250	360	450	mV
Differential Output Voltage	$\Delta V_{OD}$	Figure 2			0.008	25	mV
Offset (Common-Mode) Voltage	Vos	Figure 2		1.125	1.25	1.375	V
Change in VOS for Complementary Output States	ΔVOS	Figure 2			0.005	25	mV
Output High Voltage	VoH				1.44	1.6	V
Output Low Voltage	VoL			0.9	1.08		V
Differential Output Voltage	V <sub>OD+</sub>	IN+, IN- open		+250	+360	+450	mV
Power-Off Output Leakage	10		OUT+ = 3.6V, other output open	-10	0.02	10	^
Current	IO <sub>OFF</sub>	V <sub>CC</sub> = 0 OUT- =	OUT- = 3.6V, other output open	-10	0.02	10	μΑ
Differential Output Resistance	RODIFF	V <sub>CC</sub> = +3.6V or 0		100	260	400	Ω
Outrout Cloort Course	la a	$V_{ID} = +50n$	nV, OUT+ = GND		-5	-15	mA
Output Short Current	I <sub>SC</sub>	$V_{ID} = -50m$	V, OUT- = GND		-5	-15	IIIA
POWER SUPPLY							
Supply Current	Icc				10	15	mA

2 \_\_\_\_\_\_ *NIXIN* 

#### **AC ELECTRICAL CHARACTERISTICS**


 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, R_L = 100 \Omega \pm 1\%, C_L = 10 \text{pF}, |V_{ID}| = 0.15 \text{V to } V_{CC}, V_{CM} = |V_{ID}/2| \text{ to } V_{CC} - |V_{ID}/2|, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values at  $V_{CC} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C}.)$  (Notes 3, 4, 5) (Figures 3, 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Propagation Delay High to Low	tPHLD		1.3	2.0	2.8	ns
Differential Propagation Delay Low to High	t <sub>PLHD</sub>		1.3	2.0	2.8	ns
Added Deterministic Jitter (Notes 6, 11)	t <sub>D</sub> J	200Mbps 2 <sup>23</sup> -1 PRBS data pattern		23	100	ps <sub>p-p</sub>
Added Random Jitter (Notes 7, 11)	t <sub>RJ</sub>	$f_{IN} = 100MHz$		0.6	2.9	psrms
Differential Part-to-Part Skew (Note 8)	tskpp1			0.17	0.6	ns
Differential Part-to-Part Skew (Note 9)	tskpp2				1.5	ns
Switching Supply Current	Iccsw			11.3	18	mA
Rise Time	tTLH		0.5	0.66	1.0	ns
Fall Time	tTHL		0.5	0.64	1.0	ns
Input Frequency (Note 10)	fMAX		100			MHz

- **Note 1:** All devices are 100% tested at  $T_A = +25^{\circ}C$ . Limits over temperature are guaranteed by design and characterization.
- Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except V<sub>TH</sub>, V<sub>TL</sub>, V<sub>OD</sub>, and ΔV<sub>OD</sub>.
- Note 3: Guaranteed by design and characterization.
- **Note 4:** Signal generator output (unless otherwise noted): frequency = 100MHz, 50% duty cycle,  $R_O = 50\Omega$ ,  $t_R = 1.5$ ns, and  $t_F = 1.5$ ns (0% to 100%).
- Note 5:  $C_L$  includes scope probe and test jig capacitance.
- Note 6: Signal generator output for t<sub>DJ</sub>: V<sub>OD</sub> = 150mV, V<sub>OS</sub> = 1.2V, t<sub>DJ</sub> includes pulse (duty cycle) skew.
- **Note 7:** Signal generator output for  $t_{RJ}$ :  $V_{OD} = 150 \text{mV}$ ,  $V_{OS} = 1.2 \text{V}$ .
- **Note 8:** tsKPP1 is the magnitude difference of any differential propagation delays between devices operating over rated conditions at the same supply voltage, input common-mode voltage, and ambient temperature.
- Note 9: tskpp2 is the magnitude difference of any differential propagation delays between devices operating over rated conditions.
- Note 10: Device meets VOD DC specification and AC specifications while operating at f<sub>MAX</sub>.
- Note 11: Jitter added to the input signal.


#### **Typical Operating Characteristics**


 $(V_{CC} = +3.3V, R_L = 100\Omega \pm 1\%, C_L = 10pF, |V_{ID}| = 0.2V, V_{CM} = 1.2V, T_A = +25^{\circ}C$ , unless otherwise noted. Signal generator output: frequency = 100MHz, 50% duty cycle,  $R_O = 50\Omega$ ,  $t_R = 1.5$ ns, and  $t_F = 1.5$ ns (0% to 100%), unless otherwise noted.)



#### **Typical Operating Characteristics (continued)**

 $(V_{CC}=+3.3V,~R_L=100\Omega~\pm1\%,~C_L=10pF,~|V_{ID}|=0.2V,~V_{CM}=1.2V,~T_A=+25^{\circ}C,~unless~otherwise~noted.$  Signal generator output: frequency = 100MHz, 50% duty cycle,  $R_O=50\Omega,~t_R=1.5ns,~and~t_F=1.5ns~(0\%~to~100\%),~unless~otherwise~noted.)$ 





#### Pin Description

PIN	NAME	FUNCTION
1	OUT-	Inverting LVDS Output
2	GND	Ground
3	IN-	Inverting LVPECL-Compatible Input
4	IN+	Noninverting LVPECL-Compatible Input
5	Vcc	Power Supply. Bypass V <sub>CC</sub> to GND with a 0.01µF ceramic capacitor.
6	OUT+	Noninverting LVDS Output

#### **Table 1. Function Table (Figure 2)**

INPUT, V <sub>ID</sub>	OUTPUT, V <sub>OD</sub>
≥ 50mV	High
≤ -50mV	Low
50mV > V <sub>ID</sub> > -50mV	Indeterminate
Open	High

**Note:**  $V_{ID} = (IN+ - IN-), V_{OD} = (OUT+ - OUT-)$   $High = 450mV \ge V_{OD} \ge 250mV$  $Low = -250mV \ge V_{OD} \ge -450mV$ 

#### Detailed Description

The LVDS interface standard is a signaling method intended for point-to-point communication over a controlled-impedance medium, as defined by the ANSI/TIA/EIA-644 and IEEE 1596.3 standards. The LVDS standard uses a lower voltage swing than other common communication standards, achieving higher data rates with reduced power consumption while reducing EMI emissions and system susceptibility to noise.

The MAX9156 is a 200Mbps LVDS translator intended for high-speed, point-to-point, low-power applications. The MAX9156 accepts differential LVPECL inputs and produces an LVDS output. The input voltage range includes signals from GND up to VCC, allowing interoperation with 3.3V LVPECL devices.

The MAX9156 provides a high output when the inputs are open. See Table 1.



#### Applications Information

#### Supply Bypassing

Bypass VCC with a high-frequency surface-mount ceramic  $0.01\mu F$  capacitor as close to the device as possible.

#### **Differential Traces**

Input and output trace characteristics affect the performance of the MAX9156. Use controlled-impedance differential traces. Ensure that noise couples as common mode by running the traces within a differential pair close together.

Maintain the distance within a differential pair to avoid discontinuities in differential impedance. Avoid 90° turns and minimize the number of vias to further prevent impedance discontinuities.

#### **Cables and Connectors**

The LVDS standards define signal levels for interconnect with a differential characteristic impedance and termination of  $100\Omega$ . Interconnects with a characteristic impedance and termination of  $90\Omega$  to  $132\Omega$  impedance are allowed, but produce different signal levels (see *Termination*).

LVPECL signals are typically specified for  $50\Omega$  single-ended characteristic impedance interconnect terminated through  $50\Omega$  to VCC - 2V.

Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.

#### **Termination**

For point-to-point LVDS links, the termination resistor should be located at the LVDS receiver input and

match the differential characteristic impedance of the transmission line.

Each line of a differential LVPECL link should be terminated through  $50\Omega$  to VCC - 2V or be replaced by the Thevinin equivalent.

The LVDS output voltage level depends upon the differential characteristic impedance of the interconnect and the value of the termination resistance. The MAX9156 is guaranteed to produce LVDS output levels into 100 $\Omega$ . With the typical 3.6mA output current, the MAX9156 produces an output voltage of 360mV when driving a 100 $\Omega$  transmission line terminated with a 100 $\Omega$  termination resistor (3.6mA × 100 $\Omega$  = 360mV). For typical output levels with different loads, see the Differential Output Voltage vs. Load Resistor typical operating curve.

#### **Chip Information**

TRANSISTOR COUNT: 401 PROCESS: CMOS

#### **Test Circuits and Timing Diagrams**




Figure 1. LVPECL Input Bias




Figure 3. Transition Time and Propagation Delay Test Circuit




Figure 2. DC Load Test Circuit





Figure 4. Transition Time and Propagation Delay Timing Diagram



#### **Package Information**



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2001 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.