Features





14VP-P, Class G Ceramic Speaker Driver

General Description

The MAX9788 features a mono Class G power amplifier with an integrated inverting charge-pump power supply specifically designed to drive the high capacitance of a ceramic loudspeaker. The charge pump can supply greater than 700mA of peak output current at 5.5VDC, guaranteeing an output of 14V_{P-P}.

The MAX9788 maximizes battery life by offering high-performance efficiency. Maxim's proprietary Class G output stage provides efficiency levels greater than Class AB devices without the EMI penalties commonly associated with Class D amplifiers.

The MAX9788 is ideally suited to deliver the high output-voltage swing required to drive ceramic/piezoelectric speakers.

The device utilizes fully differential inputs and outputs, comprehensive click-and-pop suppression, shutdown control, and soft-start circuitry. The MAX9788 is fully specified over the -40°C to +85°C extended temperature range and is available in small lead-free 28-pin TQFN (4mm x 4mm) or 20-bump WLP (2mm x 2.5mm) packages.

Applications

Cell Phones Smartphones MP3 Players Personal Media Players Handheld Gaming Consoles Notebook Computers

♦ Integrated Charge-Pump Power Supply—No Inductor Required

- ♦ 14V_{P-P} Voltage Swing into Piezoelectric Speaker
- ♦ 2.7V to 5.5V Single-Supply Operation
- **♦ Clickless/Popless Operation**
- ◆ Small Thermally Efficient Packages 4mm x 4mm 28-Pin TQFN 2mm x 2.5mm 20-Bump WLP

Ordering Information

PART	PIN-PACKAGE	PKG CODE
MAX9788EWP+TG45	20 WLP-20	W202A2+1
MAX9788ETI+	28 TQFN-EP*	T2844-1

Note: All devices are specified over the -40°C to +85°C operating temperature range.


+Denotes lead-free package.

T = Tape and reel.

G45 indicates protective die coating

Typical Application Circuit/Functional Diagram and Pin Configurations appear at end of data sheet.

Simplified Block Diagram



NIXIN

Maxim Integrated Products

1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

(Voltages with respect to GND.)
VCC, CPVDD	0.3V to +6V
PVSS, SVSS	6V to +0.3V
CPGND	0.3V to +0.3V
OUT+, OUT	($SV_{SS} - 0.3V$) to ($V_{CC} + 0.3V$)
IN+, IN-, FB+, FB	0.3V to (V _{CC} + 0.3V)
C1N	(PV _{SS} - 0.3V) to (CPGND + 0.3V)
C1P(C	PGND - 0.3V) to ($CPV_{DD} + 0.3V$)
FS, SHDN	0.3V to (V _{CC} + 0.3V)
Continuous Current Into/Out of	
OUT+, OUT-, VCC, GND, SVS	SS800mA

CPVDD, CPGND, C1P, C1N, PVSS	800mA
Any Other Pin	20mA
Continuous Power Dissipation ($T_A = +70$ °C)	
20-Bump WLP (derate 10.3mW/°C	
above +70°C) (Note 1)	827mW
28-Pin TQFN (derate 20.8mW/°C above +70°	C)1667mW
Operating Temperature Range	
Storage Temperature Range	
Lead Temperature (soldering, 10s)	
Bump Temperature (soldering) Reflow	+235°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, see www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = CPV_{DD} = \overline{SHDN} = 3.6V, \ GND = CPGND = 0V, \ R_{IN+} = R_{IN-} = 10k\Omega, \ R_{FB+} = R_{FB-} = 10k\Omega, \ R_{FS} = 100k\Omega, \ C1 = 4.7\mu\text{F}, \ C2 = 10\mu\text{F}; \ load connected between OUT+ and OUT-, \ Z_{LOAD} = 10\Omega + 1\mu\text{F}, \ unless otherwise stated; \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless otherwise noted. \ Typical values are at T_A = +25°C.) (Notes 2, 3)$

PARAMETER	SYMBOL	CONDIT	MIN	TYP	MAX	UNITS		
GENERAL								
Supply Voltage Range	Vcc	Inferred from PSRR test	2.7		5.5	V		
Quiescent Current	Icc				8	12	mA	
Shutdown Current	ISHDN	SHDN = GND			0.3	5	μΑ	
Turn-On Time	t _{ON}	Time from shutdown or poperation	power-on to full		50		ms	
Input DC Bias Voltage	V _{BIAS}	IN_ inputs (Note 4)		1.1	1.24	1.4	V	
Charge-Pump Oscillator	food	I _{LOAD} = 0mA (slow mod	I _{LOAD} = 0mA (slow mode)		83	110	kHz	
Frequency	fosc	I _{LOAD} > 100mA (normal	230	330	470	KHZ		
SHDN Input Threshold		VIH	1.4			V		
(Note 5)		V _{IL}			0.4	T V		
SHDN Input Leakage Current						±1	μΑ	
SPEAKER AMPLIFIER								
Output Offset Voltage	Vos	T _A = +25°C			±3	±15	mV	
Output Offset Voltage	VOS	$T_{MIN} \le T_A \le T_{MAX}$			±20	1110		
Click-and-Pop Level	V _{CP}	Peak voltage into/out of A-weighted, 32 samples (Notes 6, 7)		-67		dBV		
Voltage Gain	Av	(Notes 4, 8)	11.5	12	12.5	dB		
			V _{CC} = 5V		7.1			
Output Voltage	N/ ·	f 10U= 10/ TUD: N	$V_{CC} = 4.2V$		5.9		V _{RMS}	
Output Voltage	Vout	f = 1kHz, 1% THD+N	Vcc = 3.6V		5.1			
			$V_{CC} = 3.0V$		4.2			

2 ______*MAXIM*

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=CPV_{DD}=\overline{SHDN}=3.6V,~GND=CPGND=0V,~R_{IN+}=R_{IN-}=10k\Omega,~R_{FB+}=R_{FB-}=10k\Omega,~R_{FS}=10k\Omega,~C1=4.7\mu F,~C2=10\mu F;\\ load~connected~between~OUT+~and~OUT-,~Z_{LOAD}=10\Omega~+~1\mu F,~unless~otherwise~stated;~T_{A}=T_{MIN}~to~T_{MAX},~unless~otherwise~noted.~Typical~values~are~at~T_{A}=+25^{\circ}C.)~(Notes~2,~3)$

PARAMETER	SYMBOL	CONDITIO	MIN	TYP	MAX	UNITS		
			$V_{CC} = 5V$		6.5			
Output Voltage	Vout	f = 10kHz, 1% THD+N, Z_L = 1μF + 10Ω, no load	$V_{CC} = 4.2V$		5.4		V _{RMS}	
Output voltage	V001	$Z_L = 1\mu F + 10\Omega$, no load	$V_{CC} = 3.6V$		4.7			
			$V_{CC} = 3.0V$		3.3			
			$V_{CC} = 5V$		2.4			
Continuous Output Dougs	D	1% THD+N, f = 1kHz,	$V_{CC} = 4.2V$		1.67		w	
Continuous Output Power	Роит	$R_L = 8\Omega$	$V_{CC} = 3.6V$		1.25			
			$V_{CC} = 3.0V$		0.8			
		$V_{CC} = 2.7V \text{ to } 5.5V$	63	77				
Power-Supply Rejection Ratio	PSRR	f = 217Hz, 200mV _{P-P} ripp		77		dB		
(Note 4)		f = 1kHz, 200mV _{P-P} ripple		77				
		f = 20kHz, 200mV _{P-P} ripp	58			1		
Total Harmonic Distortion Plus	TUD. N	$Z_L = 1\mu F + 10\Omega$, $V_{OUT} = 1kHz / 1.9V_{RMS}$		0.002		%		
Noise	THD+N	$Z_L = 1\mu F + 10\Omega$, $V_{OUT} = 1$		0.08		%		
Signal-to-Noise Ratio	SNR	Vout = 5.1V _{RMS} , A-weigh	$_{\rm IT} = 5.1 V_{\rm RMS}$, A-weighted 108			dB		
Common-Mode Rejection Ratio	CMRR	f _{IN} = 1kHz (Note 9)	68		dB			
Dynamia Banga	DR	A weighted (Note 10)	V _C C = 5V		106		-ID	
Dynamic Range	DR	A-weighted (Note 10)	V _C C = 3.6V		105		- dB	


- Note 2: All devices are 100% production tested at room temperature. All temperature limits are guaranteed by design.
- **Note 3:** Testing performed with resistive and capacitive loads to simulate an actual ceramic/piezoelectric speaker load, $Z_1 = 1 \mu F + 10 \Omega$.
- **Note 4:** Input DC bias voltage determines the maximum voltage swing of the input signal. Inputing a signal with a peak voltage of greater than the input DC bias voltage results in clipping.
- Note 5: 1.8V logic compatible.
- **Note 6:** Amplifier/inputs AC-coupled to GND.
- Note 7: Testing performed at room temperature with 10Ω resistive load in series with 1μF capacitive load connected across the BTL output for speaker amplifier. Mode transitions are controlled by SHDN. Vcp is the peak output transient expressed in dBV.
- **Note 8:** Voltage gain is defined as: [V_{OUT+} V_{OUT-}] / [V_{IN+} V_{IN-}].
- **Note 9:** PVss is forced to -3.6V to simulate boosted rail.
- Note 10: Dynamic range is calculated by measuring the RMS voltage difference between a -60dBFS output signal and the noise floor, then adding 60dB. Full scale is defined as the output signal needed to achieve 1% THD+N.

 R_{IN} and R_{FB} have 0.5% tolerance. The Class G output stage has 12dB of gain. Any gain or attenuation at the input

stage will add to or subtract from the gain of the Class G output.


Typical Operating Characteristics


 $(V_{CC} = CPV_{DD} = \overline{SHDN} = 3.6V, GND = CPGND = 0V, R_{IN+} = R_{IN-} = 10k\Omega, R_{FB+} = R_{FB-} = 10k\Omega, R_{FS} = 100k\Omega, C1 = 4.7\mu F, C2 = 10\mu F, Z_L = 1\mu F + 10\Omega;$ load terminated between OUT+ and OUT-, unless otherwise stated; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Notes 1, 2)





Typical Operating Characteristics (continued)


 $(V_{CC} = CPV_{DD} = \overline{SHDN} = 3.6V, GND = CPGND = 0V, R_{IN+} = R_{IN-} = 10k\Omega, R_{FB+} = R_{FB-} = 10k\Omega, R_{FS} = 100k\Omega, C1 = 4.7\mu F, C2 = 10\mu F, Z_L = 1\mu F + 10\Omega$; load terminated between OUT+ and OUT-, unless otherwise stated; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Notes 1, 2)




















MIXIM

_Typical Operating Characteristics (continued)

 $(V_{CC} = CPV_{DD} = \overline{SHDN} = 3.6V, \ GND = CPGND = 0V, \ R_{IN+} = R_{IN-} = 10k\Omega, \ R_{FB+} = R_{FB-} = 10k\Omega, \ R_{FS} = 10ok\Omega, \ C1 = 4.7\mu F, \ C2 = 10\mu F, \ Z_L = 1\mu F + 10\Omega; \ load terminated between OUT+ and OUT-, unless otherwise stated; \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 1, 2)$







Pin Description

Р	IN	NAME	FUNCTION
TQFN	WLP	NAME	FUNCTION
1	B2	SHDN	Shutdown
2, 5, 6, 8, 11, 17, 19, 23, 25, 28	_	N.C.	No Connection. No internal connection.
3	A2	C1P	Charge-Pump Flying Capacitor, Positive Terminal. Connect a 4.7µF capacitor between C1P and C1N.
4	А3	CPV _{DD}	Charge-Pump Positive Supply
7	A4	FB-	Negative Amplifier Feedback
9	A5	IN-	Negative Amplifier Input
10	B5	IN+	Positive Amplifier Input
12	B4	FB+	Positive Amplifier Feedback
13	C5	FS	Charge-Pump Frequency Set. Connect a $100k\Omega$ resistor from FS to GND to set the charge-pump switching frequency.
14, 22	D1, D5	Vcc	Supply Voltage. Bypass with a 10µF capacitor to GND.
15, 21	C2, C4	SV _{SS}	Amplifier Negative Power Supply. Connect to PVSS.
16	D4	OUT-	Negative Amplifier Output
18	D3	GND	Ground
20	D2	OUT+	Positive Amplifier Output
24	C1	PV _{SS}	Charge-Pump Output. Connect a 10µF capacitor between PVss and CPGND.
26	B1	C1N	Charge-Pump Flying Capacitor, Negative Terminal. Connect a 4.7µF capacitor between C1N and C1P.
27	A1	CPGND	Charge-Pump Ground. Connect to GND.
EP	_	EP	Exposed Pad. Connect the TQFN EP to GND.

Detailed Description

The MAX9788 Class G power amplifier with inverting charge pump is the latest in linear amplifier technology. The Class G output stage offers improved performance over a Class AB amplifier while increasing efficiency to extend battery life. The integrated inverting charge pump generates a negative supply capable of delivering greater than 700mA.

The Class G output stage and the inverting charge pump allow the MAX9788 to deliver a 14V_{P-P} voltage swing, up to two times greater than a traditional single-supply linear amplifier.

Class G Operation

The MAX9788 Class G amplifier is a linear amplifier that operates within a low (V_{CC} to GND) and high (V_{CC} to SV_{SS}) supply range. Figure 1 illustrates the transition from the low to high supply range. For small signals, the device operates within the lower (V_{CC} to GND) supply range. In this range, the operation of the device is identical to a traditional single-supply Class AB amplifier where:

$$I_{LOAD} = I_{N1}$$

As the output signal increases so a wider supply is needed, the device begins its transition to the higher supply range (VCC to SVss) for the large signals. To ensure a seamless transition between the low and high supply ranges, both of the lower transistors are on so that:

$$I_{LOAD} = I_{N1} + I_{N2}$$

As the output signal continues to increase, the transition to the high supply is complete. The device then operates in the higher supply range, where the operation of the device is identical to a traditional dual-supply Class AB amplifier where:

$$I_{LOAD} = I_{N2}$$

During operation, the output common-mode voltage of the MAX9788 adjusts dynamically as the device transitions between supply ranges.

Utilizing a Class G output stage with an inverting charge pump allows the MAX9788 to realize a 20V_{P-P} output swing with a 5V supply.




Figure 1. Class G Supply Transition

/N/IXI/N ______

Inverting Charge Pump

The MAX9788 features an integrated charge pump with an inverted supply rail that can supply greater than 700mA over the positive 2.7V to 5.5V supply range. In the case of the MAX9788, the charge pump generates the negative supply rail (PVss) needed to create the higher supply range, which allows the output of the device to operate over a greater dynamic range as the battery supply collapses over time.

Shutdown Mode

The MAX9788 has a shutdown mode that reduces power consumption and extends battery life. Driving SHDN low places the MAX9788 in a low-power (0.3 μ A) shutdown mode. Connect SHDN to VCC for normal operation.

Click-and-Pop Suppression

The MAX9788 Class G amplifier features Maxim's comprehensive, industry-leading click-and-pop suppression. During startup, the click-and-pop suppression circuitry eliminates any audible transient sources internal to the device.

Applications Information

Differential Input Amplifier

The MAX9788 features a differential input configuration, making the device compatible with many CODECs, and offering improved noise immunity over a single-ended input amplifier. In devices such as PCs, noisy digital signals can be picked up by the amplifier's input traces. The signals appear at the amplifier's input common-mode noise. A differential input amplifier amplifies the difference of the two inputs and signals common to both inputs are canceled out. When configured for differential inputs, the voltage gain of the MAX9788 is set by:

$$A_{V} = 20\log\left[4 \times \left(\frac{R_{FB}}{R_{IN}}\right)\right] (dB)$$

where A_V is the desired voltage gain in dB. R_{IN+} should be equal to R_{IN-} , and R_{FB+} should be equal to R_{FB-} . The Class G output stage has a fixed gain of 4V/V (12dB). Any gain or attenuation set by the external input stage resistors will add to or subtract from this fixed gain. See Figure 2.

In differential input configurations, the common-mode rejection ratio (CMRR) is primarily limited by the external resistor and capacitor matching. Ideally, to achieve the highest possible CMRR, the following external components should be selected where:

$$\frac{R_{FB+}}{R_{IN+}} = \frac{R_{FB-}}{R_{IN-}}$$

and

$$C_{IN+} = C_{IN-}$$




Figure 2. Gain Setting

Driving a Ceramic Speaker

Applications that require thin cases, such as today's mobile phones, demand that external components have a small form factor. Dynamic loudspeakers that use a cone and voice coil typically cannot conform to the height requirements. The option for these applications is to use a ceramic/piezoelectric loudspeaker.

Ceramic speakers are much more capacitive than a conventional loudspeaker. Typical capacitance values for such a speaker can be greater than 1 μ F. High peak-topeak voltage drive is required to achieve acceptable sound pressure levels. The high output voltage requirement coupled with the capacitive nature of the speaker demand that the amplifier supply much more current at high frequencies than at lower frequencies. Above 10kHz, the typical speaker impedance can be less than 16 Ω .

The MAX9788 is ideal for driving a capacitive ceramic speaker. The high charge-pump current limit allows for a flat frequency response out to 20kHz while maintaining high output voltage swings. See the Frequency Response graph in the *Typical Operating Characteristics*. Figure 3 shows a typical circuit for driving a ceramic speaker.

A 10Ω series resistance is recommended between the amplifier output and the ceramic speaker load to ensure the output of the amplifier sees some fixed resistance at high frequencies when the speaker is essentially an electrical short.




Figure 3. Driving a Ceramic Speaker

Component Selection

Input-Coupling Capacitor

The AC-coupling capacitors (C_{IN}) and input resistors (R_{IN}) form highpass filters that remove any DC bias from an input signal (see the *Functional Diagram/Typical Operating Circuit*). C_{IN} blocks DC voltages from the amplifier input. The -3dB point of the highpass filter, assuming zero source impedance due to the input signal source, is given by:

$$f_{-3dB} = \frac{1}{2\pi \times R_{IN} \times C_{IN}} (Hz)$$

Ceramic speakers generally perform best at frequencies greater than 1kHz. Low frequencies can deflect the piezoelectric speaker element so that high frequencies cannot be properly reproduced. This can cause distortion in the speaker's usable frequency band. Select a C_{IN} so the f-3dB closely matches the low frequency response of the ceramic speaker. Use capacitors with low-voltage coefficient dielectrics. Aluminum electrolytic, tantalum, or film dielectric capacitors are good choices for AC-coupling capacitors. Capacitors with high-voltage coefficients, such as ceramics (non-COG dielectrics), can result in increased distortion at low frequencies.

Charge-Pump Capacitor Selection

Use capacitors with an ESR less than $50m\Omega$ for optimum performance. Low-ESR ceramic capacitors minimize the output resistance of the charge pump. For best performance over the extended temperature range, select capacitors with an X7R dielectric.

Flying Capacitor (C1)

The value of the flying capacitor (C1) affects the load regulation and output resistance of the charge pump. A C1 value that is too small degrades the device's ability to provide sufficient current drive. Increasing the value of C1 improves load regulation and reduces the charge-pump output resistance to an extent. Above 1µF, the onresistance of the switches and the ESR of C1 and C2 dominate. A 4.7µF capacitor is recommended.

Hold Capacitor (C2)

The output capacitor value and ESR directly affect the ripple at PVss. Increasing C2 reduces output ripple. Likewise, decreasing the ESR of C2 reduces both ripple and output resistance. A 10µF capacitor is recommended.

Charge-Pump Frequency Set Resistor (RFS)

The charge pump operates in two modes. When the charge pump is loaded below 100mA, it operates in a slow mode where the oscillation frequency is reduced to 1/4 of its normal operating frequency. Once loaded, the charge-pump oscillation frequency returns to normal operation. In applications where the design may be sensitive to the operating charge-pump oscillation frequency, the value of the external resistor RFS can be changed to adjust the charge-pump oscillation frequency shown in Figure 4. A $100 \mathrm{k}\Omega$ resistor is recommended.

Ceramic Speaker Impedance Characteristics

A 1 μ F capacitor is a good model for the ceramic speaker as it best approximates the impedance of a ceramic speaker over the audio band. When selecting a capacitor to simulate a ceramic speaker, the voltage rating or the capacitor must be equal to or higher than the expected output voltage swing. See Figure 5.

Series Load Resistor

The capacitive nature of the ceramic speaker results in very low impedances at high frequencies. To prevent the ceramic speaker from shorting the MAX9788 output at high frequencies, a series load resistor must be used. The output load resistor and the ceramic speaker create a lowpass filter. To set the rolloff frequency of the output filter, the approximate capacitance of the speaker must be known. This information can be obtained from bench testing or from the ceramic speaker manufacturer. A series load resistor greater than 10Ω is recommended. Set the lowpass filter cutoff frequency with the following equation:

$$f_{LP} = \frac{1}{2\pi \times R_L \times C_{SPEAKER}} (Hz)$$

WLP Applications Information

For the latest application details on WLP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, go to the Maxim website at www.maximic.com/ucsp for the application note, *UCSP—A Wafer-Level Chip-Scale Package*.




Figure 4. Charge-Pump Oscillation Frequency vs. RFS






Figure 5. Ceramic Speaker and Capacitor Impedance

10 ______/N/JXI/M

Typical Application Circuit/Functional Diagram






_____Chip Information

PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

	COMMON DIMENSIONS																						
PKG	12	L 4×	4	16	L 4x	4	20	L 4×	4	24	4L 4×	4	28	28L 4×4									
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.								
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80								
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05								
A2	0	.20 RE	F	0.20 REF		0.20 REF		0.20 REF		0.20 REF		0	0.20 REF		0.20 REF		0.20 REF						
lo	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25								
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10								
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10								
e		.80 BS	C.	0.	.65 BS	C.	0	.50 BS	C.	0	.50 BS	C.	0.40 BSC.		C.								
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-								
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50								
N		12			16	16 20 2		20		20		20		20		20 24		20 24			28		
ND		3			4			5			6			7									
NE		3			4		5 6			7													
Jedec Var.		WGGB			WGGC		1	WGGD-:	1		WGGD-	2		WGGE									

EXPOSED PAD VARIATIONS								
PKG.		D2			E2			
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
T1244-3	1.95	2.10	2.25	1.95	2.10	2.25		
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25		
T1644-3	1.95	2.10	2,25	1.95	2.10	2,25		
T1644-4	1.95	2.10	2.25	1.95	2.10	2.25		
T2044-2	1.95	2.10	2.25	1.95	2.10	2.25		
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25		
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25		
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63		
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63		
T2844-1	2.50	2.60	2.70	2.50	2.60	2.70		

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- ⚠ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP. NO AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

 © COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1.
- 9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444.

 MARKING IS FOR PACKAGE DRIENTATION REFERENCE ONLY.
- 11. COPLANARITY SHALL NOT EXCEED 0.08mm.
- 12. WARPAGE SHALL NOT EXCEED 0.10mm.

 \$\frac{12}{3}\$ LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05.


 14. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 15. ALL DIMENSIONS ARE THE SAME FOR LEADED (-) & PhFREE (+) PACKAGE CODES.

-DRAWING NOT TO SCALE-

PACKAGE DUTLINE 12,16,20,24,28L THIN QFN, 4×4×0.8mm DOCUMENT CONTROL NO. ŒV. G 21-0139

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/06	Initial release	_
1	11/07	Include tape and reel note, edit Absolute Maximum Ratings, update TQFN package outline	1, 2,13, 14
2	2/08	Replaced USCP with WLP package throughout data sheet including new WLP package outline, added new TOC 19 and Note 1.	1, 2, 3, 6, 10, 11, 12, 15, 16

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

6 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2008 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.