EVALUATION KIT AVAILABLE



60mW, DirectDrive, Stereo Headphone Amplifiers with Shutdown

General Description

The MAX9728A/MAX9728B stereo headphone amplifiers are designed for display and notebook applications or portable equipment where board space is at a premium. These devices use a unique, patented DirectDrive™ architecture to produce a ground-referenced output from a single supply, eliminating the need for large DC-blocking capacitors, saving cost, board space, and component height. The MAX9728A offers an externally adjustable gain, while the MAX9728B has an internally preset gain of -1.5V/V. The MAX9728A/ MAX9728B deliver up to 60mW per channel into a 32Ω load and have low 0.02% THD+N. An 80dB at 1kHz power-supply rejection ratio (PSRR) allows these devices to operate from noisy digital supplies without an additional linear regulator. Comprehensive clickand-pop circuitry suppresses audible clicks and pops on startup and shutdown.

The MAX9728A/MAX9728B operate from a single 4.5V to 5.5V supply, consume only 3.5mA of supply current, feature short-circuit and thermal-overload protection, and are specified over the extended -40°C to +85°C temperature range. The devices are available in tiny 12pin Thin QFN (3mm x 3mm x 0.8mm) and 14-pin TSSOP packages (5mm x 4.4mm x 1.1mm).

Applications

Notebook PCs **DVD Players** LCD/PDP Displays **CRT TVs**

Multimedia Monitors

Pin Configurations appear at end of data sheet.

Features

- ♦ No Bulky DC-Blocking Capacitors Required
- ♦ Low-Power Shutdown Mode, < 0.1µA
- ♦ Adjustable Gain (MAX9728A) or Fixed -1.5V/V Gain (MAX9728B)
- ♦ Low 0.02% THD+N
- High PSRR (80dB at 1kHz) Eliminates LDO
- ♦ Integrated Click-and-Pop Suppression
- ♦ 4.5V to 5.5V Single-Supply Operation
- **♦ Low Quiescent Current (3.5mA)**
- ♦ Available in Space-Saving Packages 12-Pin Thin QFN (3mm x 3mm x 0.8mm) 14-Pin TSSOP (5mm x 4.4mm x 1.1mm)


Ordering Information

PART	GAIN (V/V)	PIN- PACKAGE	PKG CODE	TOP MARK
MAX9728AETC+	Adj.	12 TQFN-EP*	T1233-1	AAT
MAX9728AEUD+	Adj.	14 TSSOP	U14-1	_
MAX9728BETC+	-1.5	12 TQFN-EP*	T1233-1	AAU
MAX9728BEUD+	-1.5	14 TSSOP	U14-1	_

Note: All devices specified over the -40°C to +85°C operating range.

- +Denotes lead-free package.
- *EP = Exposed paddle.

Block Diagrams



NIXIN

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	0.3V to +6V
PVss to SVss	0.3V to +0.3V
PGND to SGND	0.3V to +0.3V
C1P to PGND	0.3V to $(V_{DD} + 0.3V)$
C1N to PGND	($PV_{SS} - 0.3V$) to $+0.3V$
PVss and SVss to PGND	6V to +0.3V
IN_ to SGND (MAX9728A)	0.3V to $(V_{DD} + 0.3V)$
IN_ to SGND (MAX9728B)	
OUT_ to SVss (Note 1)0.3V to	Min $(V_{DD} - SV_{SS} + 0.3V, +9V)$
OUT_ to V _{DD} (Note 2)+0.3V to	Max (SV _{SS} - V _{DD} - 0.3V, -9V)
SHDN to _GND	0.3V to +6V

OUT_ Short Circuit to GND	Continuous
Short Circuit between OUTL and OUTR	Continuous
Continuous Input Current into PVSS	260mA
Continuous Input Current (any other pin)	±20mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
12-Pin TQFN (derate 14.7mW/°C above +70°C)	1177mW
14-Pin TSSOP (derate 9.1mW/°C above +70°C)	727mW
Operating Temperature Range4	0°C to +85°C
Storage Temperature Range65	°C to +150°C
Junction Temperature	
Lead Temperature (soldering, 10s)	+300°C

Note 1: OUTR and OUTL should be limited to no more than 9V above SVSS, or above VDD + 0.3V, whichever limits first.

Note 2: OUTR and OUTL should be limited to no more than 9V below VDD, or below SVSS - 0.3V, whichever limits first.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5V, PGND = SGND, \overline{SHDN} = 5V, C1 = C2 = 1\mu F, R_L = \infty$, resistive load reference to ground; for MAX9728A gain = -1.5V/V (R_{IN} = 20k Ω , R_F = 30k Ω); for MAX9728B gain = -1.5V/V (internally set), T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GENERAL						
Supply Voltage Range	V_{DD}		4.5		5.5	V
Quiescent Current	Icc			3.5	5.5	mA
Shutdown Current	ISHDN	SHDN = SGND = PGND		<0.1	1	μΑ
Shutdown to Full Operation	tson			180		μs
Input Impedance	R _{IN}	MAX9728B, measured at IN_	15	19	25	kΩ
Output Offset Voltage	Vos			±1.5	±10	mV
		V _{DD} = 4.5V to 5.5V		86		
Power-Supply Rejection Ratio	PSRR	f = 1kHz, 100mV _{P-P}		80		dB
		f = 20kHz, 100mV _{P-P}		65		
0 + + 1		$R_L = 32\Omega$, THD+N = 1%	30	63		147
Output Power	Pout	$R_L = 16\Omega$, THD+N = 1%		42		mvv
Voltage Gain	Av	MAX9728B (Note 4)	-1.52	-1.5	-1.48	V/V
Channel-to-Channel Gain Tracking		MAX9728B		±0.15		%
		$R_L = 1k\Omega$, $V_{OUT} = 2V_{RMS}$, $f_{IN} = 1kHz$		0.003		
Total Harmonic Distortion Plus	THD+N	$R_L = 32\Omega$, $P_{OUT} = 50$ mW, $f_{IN} = 1$ kHz		0.02		%
Noise		$R_L = 16\Omega$, $P_{OUT} = 35$ mW, $f_{IN} = 1$ kHz		0.04		mA μA μs kΩ mV dB wW V/V %

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=5V, PGND=SGND, \overline{SHDN}=5V, C1=C2=1\mu F, R_L=\infty, resistive load reference to ground; for MAX9728A gain = -1.5V/V (R_{IN}=20k\Omega, R_F=30k\Omega); for MAX9728B gain = -1.5V/V (internally set), T_A=-40°C to +85°C, unless otherwise noted. Typical values are at T_A=+25°C, unless otherwise noted.) (Note 3)$

PARAMETER	SYMBOL	CON	IDITIONS	1	MIN	TYP	MAX	UNITS
		$R_L = 1k\Omega$,	BW = 22	2Hz to 22kHz		102		
Cignal to Naisa Batia	CND	Vout = 2V _{RMS}	A-weigh	ted		105		٩D
Signal-to-Noise Ratio	SNR	$R_L = 32\Omega$,	BW = 22	2Hz to 22kHz		98		dB
		$P_{OUT} = 50 \text{mW}$	A-weigh	ted		101		
Slew Rate	SR					0.5		V/µs
Capacitive Drive	CL	No sustained oscilla	ations			100		рF
Crosstalk		L to R, R to L, f = 10kHz, $R_L = 16\Omega$, $P_{OUT} = 15$ mW				-70		dB
Charge-Pump Oscillator Frequency	fosc				190	270	400	kHz
		$R_L = 32\Omega$, peak volt	tage,	Into shutdown		-67		
Click-and-Pop Level	K _{CP}	A-weighted, 32 samples per Out of		Out of shutdown		-64		dB
DIGITAL INPUTS (SHDN)								
Input Voltage High	VINH				2			V
Input Voltage Low	V _{INL}				•		0.8	V
Input Leakage Current			•		•		±1	μΑ


Note 3: All specifications are 100% tested at $T_A = +25$ °C; temperature limits are guaranteed by design.


Note 4: Gain for the MAX9728A is adjustable.


Note 5: Test performed with a 32Ω resistive load connected to GND. Mode transitions are controlled by SHDN. Kcp level is calculated as 20log[(peak voltage during mode transition, no input signal)/(peak voltage under normal operation at rated power level)]. Units are expressed in dB.


Typical Operating Characteristics


 $(V_{DD} = 5V, PGND = SGND = 0V, \overline{SHDN} = V_{DD}, C1 = C2 = 1\mu F, R_L = \infty, gain = -1.5V/V (R_{1N} = 20k\Omega, R_F = 30k\Omega for the MAX9728A), THD+N measurement bandwidth = 22Hz to 22kHz, both outputs driven in phase, <math>T_A = +25^{\circ}C$, unless otherwise noted.)
















100k

60mW, DirectDrive, Stereo Headphone Amplifiers with Shutdown

Typical Operating Characteristics (continued)

 $(V_{DD} = 5V, PGND = SGND = 0V, \overline{SHDN} = V_{DD}, C1 = C2 = 1\mu F, R_L = \infty, gain = -1.5V/V (R_{IN} = 20k\Omega, R_F = 30k\Omega for the MAX9728A), THD+N measurement bandwidth = 22Hz to 22kHz, both outputs driven in phase, <math>T_A = +25$ °C, unless otherwise noted.)







5.5

Typical Operating Characteristics (continued)

 $(V_{DD}=5V, PGND=SGND=0V, \overline{SHDN}=V_{DD}, C1=C2=1\mu F, R_L=\infty, gain=-1.5V/V (R_{IN}=20k\Omega, R_F=30k\Omega for the MAX9728A), THD+N measurement bandwidth=22Hz to 22kHz, both outputs driven in phase, <math>T_A=+25^{\circ}C$, unless otherwise noted.)





Pin Description

F	PIN	NAME	FUNCTION
TQFN	TSSOP	NAME	FUNCTION
1	3	C1P	Flying Capacitor Positive Terminal. Connect a 1µF ceramic capacitor from C1P to C1N.
2	4	PGND	Power Ground. Connect to SGND.
3	5	C1N	Flying Capacitor Negative Terminal. Connect a 1µF ceramic capacitor from C1P to C1N.
4	7	PVss	Charge-Pump Output. Connect to SVSS and bypass with a 1µF ceramic capacitor to PGND.
5	8	SHDN	Active-Low Shutdown Input
6	9	INL	Left-Channel Input
7	10	SGND	Signal Ground. Connect to PGND.
8	11	INR	Right-Channel Input
9	12	SV _{SS}	Amplifier Negative Supply. Connect to PVSS.
10	14	OUTR	Right-Channel Output
11	1	OUTL	Left-Channel Output
12	2	V_{DD}	Positive Power-Supply Input. Bypass with a 1µF capacitor to PGND.
	6,13	N.C.	No Connection. Not internally connected.
EP	_	EP	Exposed Paddle. Leave this connection floating or connect it to SVss.

Detailed Description

The MAX9728A/MAX9728B stereo headphone amplifiers feature Maxim's patented DirectDrive architecture, eliminating the large output-coupling capacitors required by conventional single-supply headphone amplifiers. The device consists of two 60mW Class AB headphone amplifiers, undervoltage lockout (UVLO)/shutdown control, charge pump, and comprehensive click-and-pop suppression circuitry (see the Functional Diagram/Typical Operating Circuits). The charge pump inverts the positive supply (VDD), creating a negative supply (PVss). The headphone amplifiers operate from these bipolar supplies with their outputs biased about PGND (Figure 1). The benefit of this PGND bias is that the amplifier outputs do not have a DC component. The large DC-blocking capacitors required with conventional headphone amplifiers are unnecessary, conserving board space, reducing system cost, and improving frequency response. The MAX9728A/MAX9728B feature an undervoltage lockout that prevents operation from an insufficient power supply and click-and-pop suppression that eliminates audible transients on startup and shutdown. The MAX9728A/MAX9728B also feature thermal-overload and short-circuit protection.

DirectDrive

Conventional single-supply headphone amplifiers have their outputs biased about a nominal DC voltage (typically half the supply) for maximum dynamic range. Large-coupling capacitors are needed to block this DC bias from the headphone. Without these capacitors, a significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both headphone and headphone amplifier.

Maxim's patented DirectDrive architecture uses a charge pump to create an internal negative supply voltage, allowing the MAX9728A/MAX9728B outputs to be biased about GND. With no DC component, there is no need for the large DC-blocking capacitors. The MAX9728A/MAX9728B charge pumps require two small ceramic capacitors, conserving board space, reducing cost, and improving the frequency response of the headphone amplifier. See the Output Power vs. Load Resistance and Charge-Pump Capacitor Size graph in the Typical Operating Characteristics for details of the possible capacitor sizes. There is a low DC voltage on the amplifier outputs due to amplifier offset. However, the offsets of the MAX9728A/MAX9728B are typically 1.5mV, which, when combined with a 32Ω load, results in less than 47µA of DC current flow to the headphones.




Figure 1. Conventional Driver Output Waveform vs. MAX9728A/MAX9728B Output Waveform

Charge Pump

The MAX9728A/MAX9728B feature a low-noise charge pump. The 270kHz switching frequency is well beyond the audio range and does not interfere with audio signals. The switch drivers feature a controlled switching speed that minimizes noise generated by turn-on and turn-off transients. The di/dt noise caused by the parasitic bond wire and trace inductance is minimized by limiting the switching speed of the charge pump. Although not typically required, additional high-frequency noise attenuation can be achieved by increasing the value of C2 (see the *Functional Diagram/Typical Operating Circuits*).

Click-and-Pop Suppression

In conventional single-supply audio amplifiers, the output-coupling capacitor contributes significantly to audible clicks and pops. Upon startup, the amplifier charges the coupling capacitor to its bias voltage, typically half the supply. Likewise, on shutdown, the capacitor is discharged. This results in a DC shift across the capacitor, which appears as an audible transient at the speaker.

Since the MAX9728A/MAX9728B do not require output-coupling capacitors, this problem does not arise. Additionally, the MAX9728A/MAX9728B feature extensive click-and-pop suppression that eliminates any audible transient sources internal to the device.

Typically, the output of the device driving the MAX9728A/MAX9728B has a DC bias of half the supply voltage. At startup, the input-coupling capacitor is charged to the preamplifier's DC-bias voltage through the input and feedback resistors of the MAX9728A/MAX9728B, resulting in a DC shift across the capacitor and an audible click/pop. Delay the rise of SHDN 4 to 5 time constants based on R_{IN} and C_{IN}, relative to the startup of the preamplifier, to eliminate clicks-and-pops caused by the input filter.

Shutdown

The MAX9728A/MAX9728B feature a < 0.1 μ A, low-power shutdown mode that reduces quiescent current consumption and extends battery life for portable applications. Drive SHDN low to disable the amplifiers and the charge pump. In shutdown mode, the amplifier output impedance is set to 14k Ω IIRF (RF is 30k Ω for the MAX9728B). The amplifiers and charge pump are enabled once SHDN is driven high.

Applications Information

Power Dissipation

Under normal operating conditions, linear power amplifiers can dissipate a significant amount of power. The maximum power dissipation for each package is given in the *Absolute Maximum Ratings* section under Continuous Power Dissipation or can be calculated by the following equation:

$$P_{DISSPKG(MAX)} = \frac{T_{J(MAX)} - T_{A}}{\theta_{JA}}$$

where T_{J(MAX)} is +150°C, T_A is the ambient temperature, and θ_{JA} is the reciprocal of the derating factor in °C/W as specified in the *Absolute Maximum Ratings* section. For example, θ_{JA} of the Thin QFN package is +68°C/W, and +110°C/W for the TSSOP package.

The MAX9728A/MAX9728B have two power dissipation sources; a charge pump and the two output amplifiers. If power dissipation for a given application exceeds the maximum allowed for a particular package, reduce VDD, increase load impedance, decrease the ambient temperature, or add heatsinking to the device. Large

output, supply, and ground traces decrease θ_{JA} , allowing more heat to be transferred from the package to the surrounding air.

Thermal-overload protection limits total power dissipation in the MAX9728A/MAX9728B. When the junction temperature exceeds +150°C, the thermal-protection circuitry disables the amplifier output stage. The amplifiers are enabled once the junction temperature cools by approximately 12°C. This results in a pulsing output under continuous thermal-overload conditions.

Output Dynamic Range

Dynamic range is the difference between the noise floor of the system and the output level at 1% THD+N. Determine the system's dynamic range before setting the maximum output gain. Output clipping occurs if the output signal is greater than the dynamic range of the system. The DirectDrive architecture of the MAX9728A/MAX9728B has increased the dynamic range compared to other single-supply amplifiers.

Maximum Output Swing

Internal device structures limit the maximum voltage swing of the MAX9728A/MAX9728B. The output must not be driven such that the peak output voltage exceeds the opposite supply voltage by 9V. For example, if $V_{DD} = 5V$, the charge pump sets PVss = -5V. Therefore, the peak output swing must be less than $\pm 4V$ to prevent exceeding the absolute maximum ratings.

Component Selection

Input-Coupling Capacitor

The input capacitor (C_{IN}), in conjunction with the input resistor (R_{IN}), forms a highpass filter that removes the DC bias from an incoming signal (see the *Functional Diagram/Typical Operating Circuits*). The AC-coupling capacitor allows the device to bias the signal to an optimum DC level. Assuming zero-source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$

Choose the C_{IN} such that $f_{\text{-}3dB}$ is well below the lowest frequency of interest. Setting $f_{\text{-}3dB}$ too high affects the device's low-frequency response. Use capacitors whose dielectrics have low-voltage coefficients, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, can result in increased distortion at low frequencies.

Charge-Pump Capacitor Selection

Use ceramic capacitors with a low ESR for optimum performance. For optimal performance over the extended temperature range, select capacitors with an X7R dielectric. Table 1 lists suggested manufacturers.

Flying Capacitor (C1)

The value of the flying capacitor (see the *Functional Diagram/Typical Operating Circuits*) affects the charge pump's load regulation and output resistance. A C1 value that is too small degrades the device's ability to provide sufficient current drive, which leads to a loss of output voltage. Increasing the value of C1 improves load regulation and reduces the charge-pump output resistance to an extent. See the Output Power vs. Load Resistance and Charge-Pump Capacitor Size graph in the *Typical Operating Characteristics*. Above 1µF, the on-resistance of the switches and the ESR of C1 and C2 dominate.

Hold Capacitor (C2)

The hold capacitor value (see the Functional Diagram/Typical Operating Circuits) and ESR directly affect the ripple at PVss. Increasing the value of C2 reduces output ripple. Likewise, decreasing the ESR of C2 reduces both ripple and output resistance. Lower capacitance values can be used in systems with low maximum output power levels. See the Output Power vs. Load Resistance and Charge-Pump Capacitor Size graph in the Typical Operating Characteristics.

Power-Supply Bypass Capacitor (C3)

The power-supply bypass capacitor (see the *Functional Diagram/Typical Operating Circuits*) lowers the output impedance of the power supply, and reduces the impact of the MAX9728A/MAX9728Bs' charge-pump

switching transients. Bypass V_{DD} with C3, the same value as C1, and place it physically close to the V_{DD} and PGND pins.

Amplifier Gain

The gain of the MAX9728B amplifier is internally set to -1.5V/V. All gain-setting resistors are integrated into the device, reducing external component count. The internally set gain, in combination with DirectDrive, results in a headphone amplifier that requires only five small capacitors to complete the amplifier circuit: two for the charge pump, two for audio input coupling, and one for power-supply bypassing (see the Functional Diagram/Typical Operating Circuits).

The gain of the MAX9728A amplifier is set externally as shown in Figure 2, the gain is:

$$A_V = -R_F/R_{IN}(V/V)$$

Choose feedback resistor values in the tens of $k\Omega$ range. Lower values may cause excessive power dissipation and require impractically small values of RIN for large gain settings. The high-impedance state of the outputs can also be degraded during shutdown mode if an inadequate feedback resistor is used since the equivalent output impedance during shutdown is $14k\Omega IRF$ (RF is equal to $30k\Omega$ for the MAX9728B). The source resistance of the input device may also need to be taken into consideration. Since the effective value of RIN is equal to the sum of the source resistance of the input device and the value of the input resistor connected to the inverting terminal of the headphone amplifier $(20k\Omega)$ for the MAX9728B), the overall closed-loop gain of the headphone amplifier can be reduced if the input resistor is not significantly larger than the source resistance of the input device.

Table 1. Suggested Capacitor Manufacturers

SUPPLIER	PHONE	FAX	WEBSITE
Taiyo Yuden	800-348-2496	847-925-0899	www.t-yuden.com
TDK	847-803-6100	847-390-4405	www.component.tdk.com
Murata	770-436-1300	770-436-3030	www.murata.com



Lineout Amplifier and Filter Block

The MAX9728A can be used as an audio line driver capable of providing 2V_{RMS} into $10k\Omega$ loads with a single 5V supply (see Figure 3 for the RMS Output Voltage vs. Supply Voltage plot). 2V_{RMS} is a popular audio line level, first used in CD players, but now common in DVD and set-top box (STB) interfacing standards. A 2V_{RMS} sinusoidal signal equates to approximately 5.7VP-P, which means that the audio system designer cannot simply run the lineout stage from a (typically common) 5V supply—the resulting output swing would be inadequate. A common solution to this problem is to use op amps driven from split supplies (±5V typically), or to use a high-voltage supply rail (9V to 12V). This can mean adding extra cost and complexity to the system power supply to meet this output level requirement. Having the ability to derive 2VRMS from a 5V supply can often simplify power-supply design in some systems.

When the MAX9728A is used as a line driver to provide outputs that feed stereo equipment (receivers, STBs, notebooks, and desktops) with a digital-to-analog converter (DAC) used as an audio input source, it is often desirable to eliminate any high-frequency quantization noise produced by the DAC output before it reaches the load. This high-frequency noise can cause the input stages of the line-in equipment to exceed slew-rate limitations or create excessive EMI emissions on the cables between devices.

To suppress this noise, and to provide a 2V_{RMS} standard audio output level from a single 5V supply, the MAX9728A can be configured as a line driver and active lowpass filter. Figure 4 shows the MAX9728A connected as 2-pole Rauch/multiple feedback filter with a passband gain of 6dB and a -3dB (below passband) cutoff frequency of approximately 27kHz (see Figure 5 for the Gain vs. Frequency plot).

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Connect PGND and SGND together at a single point on the PC board. Connect PVss to SVss and bypass with a 1µF capacitor. Place the power-supply bypass capacitor and the charge-pump hold capacitor as close to the MAX9728 as possible. Route PGND and all traces that carry switching transients away from SGND and the audio signal path. The thin QFN package features an exposed paddle that improves thermal efficiency. Ensure that the exposed paddle is electrically isolated from PGND, SGND, and VDD. Connect the exposed paddle to SVss only when the board layout dictates that the exposed paddle cannot be left floating.




Figure 2. Gain Setting for the MAX9728A




Figure 3. RMS Output Voltage vs. Supply Voltage




Figure 4. MAX9728A Line-Out Amplifier and Filter Block Configuration






Figure 5. Frequency Response of Active Filter of Figure 4


System Diagram



Functional Diagram/Typical Operating Circuits




Functional Diagram/Typical Operating Circuits (continued)



14 ______ */*//*/XI/*//

Pin Configurations




_Chip Information

TRANSISTOR COUNT: 993 PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



PKG		8L 3x3		1	12L 3x3		16L 3x3			
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	
D	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10	
Е	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10	
е	0	.65 BSC	Э.	0	.50 BS0	Э.	0	0.50 BSC.		
L	0.35	0.55	0.75	0.45	0.55	0.65	0.30	0.40	0.50	
N		8			12		16			
ND	2				3		4			
NE	2			2 3				4		
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	
A2	0.20 REF			-	0.20 REF			0.20 REF		
k	0.25	-	-	0.25	-	-	0.25	-	-	

EXPOSED PAD VARIATIONS								
PKG.	D2			E2			PIN ID	
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PINID	JEDEC
TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2
T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2

NOTES

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.

2. ALL DIMENSIONARIE NI MILLERA. MADES ARE IN DESCREES.

⚠ THE TETAL NUMBER OF TERMINALS.

⚠ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFOLIES OF SENDING. BUT MUST BE SENDING. BUT MUST BE WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OF MARKED FEATURE.

MO DIMENSION DAPPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm FROM TERMINAL TIP.

M NO AND REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVE.

T. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

♠ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINAL

DRAWING CONFORMS TO JEDEC MO220 REVISION C.
 MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

 NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

WARPAGE NOT TO EXCEED 0.10mm.


-DRAWING NOT TO SCALE-

ORM TO SE LOCATED OR	
m AND 0.25 n	nm
VELY.	
LS.	
	DALLAS /VI/JXI/VI
	PACKAGE OUTLINE 8. 12. 16L THIN QFN, 3x3x0.8mm

/U/IXI/U

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600