# 3.3V Differential 1:6 Fanout Clock and Data Driver with HCSL Outputs

#### Description

The NB3N106K is a differential 1:6 Clock and Data fanout buffer with High-speed Current Steering Logic (HCSL) outputs optimized for ultra low propagation delay variation. The NB3N106K is designed with HCSL clock distribution and FBDIMM applications in mind.

Inputs can directly accept differential LVPECL, LVDS, and HCSL signals per Figures 6, 7, and 8. Single–ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external  $V_{th}$  reference supply per Figures 4 and 9. Input pins incorporate separate internal 50  $\Omega$  termination resistors allowing additional single ended system interconnect flexibility.

Output drive current is set by connecting a 475  $\Omega$  resistor from IREF (Pin 1) to GND per Figure 5. Outputs can also interface to LVDS receivers when terminated per Figure 10.

The NB3N106K specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device. System designers can take advantage of the NB3N106K's performance to distribute low skew clocks across the backplane or the motherboard.

#### **Features**

- Typical Input Clock Frequency 100, 133, 166, 200, 266, 333, and 400 MHz
- 220 ps Typical Rise and Fall Times
- 800 ps Typical Propagation Delay
- Δtpd 100 ps Maximum Propagation Delay Variation per Diff Pair
- 0.1 ps Typical RMS Additive Phase Jitter
- Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V with  $V_{EE} = 0 \text{ V}$
- Differential HCSL Output Levels
- LVDS Output Levels with Interface Termination
- These are Pb-Free Devices\*



## ON Semiconductor®

http://onsemi.com



QFN-24 MN SUFFIX CASE 485L

#### MARKING DIAGRAM\*



A = Assembly Location

 $\begin{array}{ll} \mathsf{L} & = \mathsf{Wafer} \; \mathsf{Lot} \\ \mathsf{Y} & = \mathsf{Year} \end{array}$ 

W = Work Week
■ Pb-Free Package

\*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Pin Configuration (Top View)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 2. Pinout Configuration (Top View)

**Table 1. PIN DESCRIPTION** 

Pin	Name	I/O	Description	
1	IREF		Use the IREF pin to set the output drive. Connect a 475 $\Omega$ RREF resistor from the IREF pin to GND to produce 2.6 mA of IREF current. A current mirror multiplies IREF by a factor of 5.4x to force 14 mA through a 50 $\Omega$ output load. See Figures 5 and 11.	
2, 5	VTCLK, VTCLK	-	Internal 50 $\Omega$ Termination Resistor connection Pins. In the differential configuration when the input termination pins are connected to the common termination voltage, and if no signal is applied then the device may be susceptible to self–oscillation.	
3	CLK	LVPECL, HCSL, LVDS Input	Clock and Data (TRUE) Input	
4	CLK	LVPECL, HCSL, LVDS Input	Clock and Data (INVERT) Input	
8, 10, 14, 16, 20, 22	Q[5-0]	HCSL or LVDS (Note 1) Output	Output (INVERT) (Note 1)	
9, 11, 15, 17, 21, 23	Q[5-0]	HCSL or LVDS (Note 1) Output	Output (TRUE) (Note 1)	
6	GND	-	Supply Ground. GND pin must be externally connected to power supply to guarantee proper operation.	
7, 12, 13, 18, 19, 24	V <sub>CC</sub>	-	Positive Voltage Supply pin. $V_{\rm CC}$ pin must be externally connected to a power supply to guarantee proper operation.	
Exposed Pad	EP	GND	Exposed Pad. The thermally exposed pad (EP) on package bottom (see case drawing) must be attached to a sufficient heat–sinking conduit for proper thermal operation and electrically connected to the circuit board ground (GND).	

<sup>1.</sup> Outputs can also interface to LVDS receiver when terminated per Figure 10.

**Table 2. ATTRIBUTES** 

Characteris	Value		
ESD Protection	Human Body Model Machine Model	>2 kV 200 V	
Moisture Sensitivity (Note 2)	QFN-24	Level 1	
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
Transistor Count	286		
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test			

<sup>2.</sup> For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS (Note 3)

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		4.6	V
VI	Positive Input	GND = 0 V		$GND - 0.3 \le V_I \le V_{CC}$	V
l <sub>OUT</sub>	Output Current	Continuous Surge		50 100	mA mA
T <sub>A</sub>	Operating Temperature Range	QFN-24		-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 lfpm 500 lfpm	QFN-24 QFN-24	37 32	°C/W °C/W
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	2S2P (Note 3)	QFN-24	11	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

<sup>3.</sup> JEDEC standard 51-6, multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad..

Table 4. DC CHARACTERISTICS (V $_{CC}$  = 3.0 V to 3.6 V,  $T_A$  = -40°C to +85°C Note 4)

Symbol	Characteristic	Min	Тур	Max	Unit	
I <sub>GND</sub>	GND Supply Current (All Outputs Loaded)		60	90	mA	
I <sub>CC</sub>	Power Supply Current (All Outputs Loaded)		210	260	mA	
I <sub>IH</sub>	Input HIGH Current		2.0	150	μΑ	
I <sub>IL</sub>	Input LOW Current	-150	-2.0		μΑ	
R <sub>TIN</sub>	Internal Input Termination Resistor	45	50	55	Ω	
DIFFERE	NTIAL INPUT DRIVEN SINGLE-ENDED					
V <sub>th</sub>	Input Threshold Reference Voltage Range (Note 5)	350		V <sub>CC</sub> – 1000	mV	
V <sub>IH</sub>	Single – Ended Input HIGH Voltage	V <sub>th</sub> + 150		V <sub>CC</sub>	mV	
V <sub>IL</sub>	Single – Ended Input LOW Voltage	GND		V <sub>th</sub> – 150	mV	
DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 6, 7 and 8)						
$V_{IHD}$	Differential Input HIGH Voltage	425		V <sub>CC</sub> – 850	mV	
$V_{ILD}$	Differential Input LOW Voltage	GND		V <sub>CC</sub> – 1000	mV	
$V_{ID}$	Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )	150		V <sub>CC</sub> – 850	mV	
$V_{CMR}$	Input Common Mode Range	350		V <sub>CC</sub> – 1000	mV	
HCSL OUTPUTS (Figure 4)						
V <sub>OH</sub>	Output HIGH Voltage	600	740	900	mV	
V <sub>OL</sub>	Output LOW Voltage	-150	0	150	mV	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>4.</sup> Measurements taken with with outputs loaded 50  $\Omega$  to GND. Connect a 475  $\Omega$  resistor from IREF (Pin 1) to GND. See Figure 5.

<sup>5.</sup>  $V_{th}$  is applied to the complementary input when operating in single ended mode per Figure 4.

Table 5. AC CHARACTERISTICS  $V_{CC} = 3.0 \text{ V}$  to 3.6 V, GND = 0 V;  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (Note 6)

Symbol	Characteristic	Min	Тур	Max	Unit
V <sub>OUTPP</sub>	Output Voltage Amplitude (@ V <sub>INPPmin</sub> ) f <sub>in</sub> ≤ 400 MHz		725	1000	mV
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to (See Figure 3a) CLK/CLK to Qx/Qx	550	800	1100	ps
$\Delta t_{PLH}, \ \Delta t_{PHL}$	Propagation Delay Variation Per Each Diff Pair (Note 7) (See Figure 3a) CLK/CLK to Qx/Qx			100	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 8) Within -Device Skew Device to Device Skew (Note 9)			20 100 150	ps
t <sub>JIT</sub> θ	Additive RMS Integrated Phase Jitter at Fc = 100 MHz (Note 10)		0.1		ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration)	0.150		V <sub>CC</sub> – 0.85	V
V <sub>CROSS</sub>	Absolute Crossing Magnitude Voltage (See Figure 3b)	250		550	mV
$\Delta V_{CROSS}$	Variation in Magnitude of V <sub>CROSS</sub> (See Figure 3b)			150	mV
t <sub>r</sub> , t <sub>f</sub>	Absolute Magnitude in Output Risetime and Falltime (from 175 mV to 525 mV) (See Figure 3b) Qx, Qx	150	220	400	ps
Δtr, Δtf	Variation in Magnitude of Risetime and Falltime (Single–Ended) at $V_{CC}$ = 3.0 V, 3.3 V, 3.6 V (See Figure 3b) Qx, $\overline{Qx}$			125	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 6. Measured by forcing  $V_{INPP}$  (MIN) from a 50% duty cycle clock source. Measurements taken all outputs loaded 50  $\Omega$  to GND per Figure 5.
- 7. Measured from the input pair crosspoint to each single output pair crosspoint across temp and voltage ranges per Figure 3.
- 8. Duty cycle skew is measured between differential outputs using the deviations of the sum of T<sub>DW+</sub> and T<sub>DW+</sub>.
- 9. Skew is measured between outputs under identical transition @ 50 MHz.
- 10. Phase noise integrated from 12 kHz to 20 MHz.




Figure 3. AC Reference Measurement






Figure 4. Single-Ended Interconnect V<sub>th</sub> Reference Voltage




- **A**. Connect 475  $\Omega$  resistor RREF from IREF pin to GND.
- **B**.  $R_{S1}$ ,  $R_{S2}$ : 0  $\Omega$  for Test and Evaluation. Select to Minimizing Ringing.
- C. C<sub>L1</sub>, C<sub>L2</sub>: Receiver Input Simulation (for test only not added to application circuit.

Figure 5. Typical Termination Configuration for Output Driver and Device Evaluation




\*RTIN, Internal Input Termination Resistor


Figure 6. LVPECL Interface



\*RTIN, Internal Input Termination Resistor

Figure 7. LVDS Interface





\*RTIN, Internal Input Termination Resistor

\*RTIN, Internal Input Termination Resistor

Figure 8. Standard 50  $\Omega$  Load HCSL Interface

Figure 9. LVCMOS/LVTTL Interface




Figure 10. HCSL Interface Termination to LVDS




Figure 11. HCSL Simplified Output Structure


## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB3N106KMNG	QFN24 (Pb-Free)	92 Units / Rail
NB3N106KMNR2G	QFN24 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

QFN24, 4x4, 0.5P CASE 485L-01 **ISSUE A** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.80	1.00		
A1	0.00 0.0			
A2	0.60	0.80		
A3	0.20 REF			
b	0.20	0.30		
D	4.00 BSC			
D2	2.70	2.90		
E	4.00 BSC			
E2	2.70	2.90		
е	0.50 BSC			
L	0.30 0.5			

ON Semiconductor and 📖 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NB3N106K/D