3.3 V 1:4 AnyLevel[™] Differential Input to LVDS Fanout Buffer/Translator

The NB6N14S is a differential 1:4 Clock or Data Receiver and will accept AnyLevel[™] differential input signals: LVPECL, CML or LVDS. These signals will be translated to LVDS and four identical copies of Clock or Data will be distributed, operating up to 2.0 GHz or 2.5 Gb/s, respectively. As such, the NB6N14S is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications.

The NB6N14S has a wide input common mode range from GND + 50 mV to V_{CC} – 50 mV. Combined with the 50 Ω internal termination resistors at the inputs, the NB6N14S is ideal for translating a variety of differential or single–ended Clock or Data signals to 350 mV typical LVDS output levels.

The NB6N14S is offered in a small 3 mm x 3 mm 16–QFN package. Application notes, models, and support documentation are available at *www.onsemi.com*.

The NB6N14S is a member of the ECLinPS MAX $^{\text{\tiny M}}$ family of high performance products.

Features

- Maximum Input Clock Frequency > 2.0 GHz
- Maximum Input Data Rate > 2.5 Gb/s
- 1 ps Maximum RMS Clock Jitter
- Typically 10 ps Data Dependent Jitter
- 380 ps Typical Propagation Delay
- 120 ps Typical Rise and Fall Times
- V_{REF AC} Reference Output
- TIA/EIA 644 Compliant
- Functionally Compatible with Existing 3.3 V LVEL, LVEP, EP, and SG Devices
- These are Pb–Free Devices





Figure 2. Typical Output Waveform at 2.488 Gb/s with PRBS 2^{23-1} (V_{INPP} = 400 mV; Input Signal DDJ = 14 ps)



ON Semiconductor®

http://onsemi.com



- Y = Year
- W = Work Week
- = Pb–Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Logic Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 3. NB6N14S Pinout, 16-pin QFN (Top View)

Table 1. TRUTH TABLE

IN	IN	EN	Q	Q
0	1	1	0	1
1	0	1	1	0
x	х	0	0 (Note 1)	1 (Note 1)

1. On next transition of the input signal (IN).

Table 2. PIN DESCRIPTION

Pin	Name	I/O	Description			
1	Q1	LVDS Output	Non–inverted IN output. Typically loaded with 100 Ω receiver termination resistor across differential pair.			
2	Q1	LVDS Output	Inverted IN output. Typically loaded with 100 Ω receiver termination resistor across differential pair.			
3	Q2	LVDS Output	Non–inverted IN output. Typically loaded with 100 Ω receiver termination resistor across differential pair.			
4	<u>Q2</u>	LVDS Output	Inverted IN output. Typically loaded with 100 Ω receiver termination resist across differential pair.			
5	Q3	LVDS Output	Non–inverted IN output. Typically loaded with 100 Ω receiver termination resistor across differential pair.			
6	Q3	LVDS Output	Inverted IN output. Typically loaded with 100 Ω receiver termination resistor across differential pair.			
7	V _{CC}	-	Positive Supply Voltage.			
8	EN	LVTTL / LVCMOS Input	Synchronous Output Enable. When LOW, Q outputs will go LOW and Qb outputs will go HIGH on the next negative transition of IN input. The internal DFF register is clocked on the falling edge of IN input; see Figure 19. The EN pin has an internal pullup resistor and defaults HIGH when left open.			
9	ĪN	LVPECL, CML, LVDS	Inverted Differential Input			
10	V _{REF_AC}	LVPECL Output	The V _{REF_AC} reference output can be used to rebias capacitor–coupled differential or single–ended input signals. For the capacitor–coupled IN and/or INb inputs, V _{REF_AC} should be connected to the VT pin and bypassed to ground with a 0.01 μ F capacitor.			
11	V _T	LVPECL Output	Internal 100 Ω Center-tapped Termination Pin for IN and $\overline{\text{IN}}$			
12	IN	LVPECL, CML, LVDS	Non-inverted Differential Input. (Note 2)			
13	GND	-	Negative Supply Voltage.			
14	V _{CC}	-	Positive Supply Voltage.			
15	Q0	LVDS Output	Non–inverted IN output. Typically loaded with 100 Ω receiver termination resistor across differential pair.			
16	<u>Q0</u>	LVDS Output	Inverted IN output. Typically loaded with 100 Ω receiver termination resistor across differential pair.			
-	EP	_	The Exposed Pad (EP) on the QFN–16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat–sinking conduit. The pad is not electrically connected to the die, but is recommended to be electrically and thermally connected to GND on the PC board.			

2. In the differential configuration, when the input termination pin (VT) is connected to a termination voltage or left open, and if no signal is applied on IN/IN inputs, then the device will be susceptible to self–oscillation.

Table 3. ATTRIBUTES

Charac	Value			
Moisture Sensitivity (Note 3)	Level 1			
Flammability Rating Oxygen Index: 28 to 34		UL 94 V–0 @ 0.125 in		
ESD Protection	Human Body Model Machine Model	> 2 kV > 200 V		
Transistor Count	225			
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test				

3. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	GND = 0 V		3.8	V
V _{IN}	Positive Input	GND = 0 V	$V_{IN} \leq V_{CC}$	3.8	V
I _{IN}	Input Current Through R_T (50 Ω Resistor)	Static Surge		35 70	mA mA
I _{OSC}	Output Short Circuit Current Line-to-Line (Q to Q) Line-to-End (Q or Q to GND) TIA/EIA – 644 Compliant	$Q \text{ or } \overline{Q} \text{ to } GND$ $Q \text{ to } \overline{Q}$	Continuous Continuous	12 24	mA
I _{REF_AC}	V _{REF_AC} Sink/Source Current			±0.5	mA
T _A	Operating Temperature Range	QFN-16		-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient) (Note 4)	0 lfpm 500 lfpm	QFN-16 QFN-16	41.6 35.2	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	1S2P (Note 4)	QFN-16	4.0	°C/W
T _{sol}	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

4. JEDEC standard multilayer board – 1S2P (1 signal, 2 power) with 8 filled thermal vias under exposed pad.

Max

100

Тур

65

Unit

mΑ

Table 5. DC CHARACTERISTICS V_{CC} = 3.0 V to 3.6 V, GND = 0 V, T_A = -40°C to +85°C			
Symbol	Characteristic	Min	

I _{CC}	Power Supply Current (Note 9)			
DIEEEDENTIAL INDUITS DRIVEN SINGLE_ENDED (Figures 10, 11, 15, and 17)				

Power Supply Current (Note 9)

DIFFEREN	DIFFERENTIAL INPUTS DRIVEN SINGLE-ENDED (Figures 10, 11, 15, and 17)					
V _{th}	Input Threshold Reference Voltage Range (Note 8)	GND +100		V _{CC} – 100	mV	
VIH	Single-ended Input HIGH Voltage	V _{th} + 100		V _{CC}	mV	
VIL	Single-ended Input LOW Voltage	GND		V _{th} – 100	mV	
$V_{REF}AC$	Reference Output Voltage (Note 11)	V _{CC} – 1.600	V _{CC} – 1.425	V _{CC} – 1.300	V	

DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 6, 7, 8, 9, 16, and 18)

V _{IHD}	Differential Input HIGH Voltage	100		V _{CC}	mV
V _{ILD}	Differential Input LOW Voltage	GND		V _{CC} – 100	mV
V _{CMR}	Input Common Mode Range (Differential Configuration)	GND + 50		V _{CC} – 50	mV
V _{ID}	Differential Input Voltage (V _{IHD} - V _{ILD})	100		V _{CC}	mV
R _{TIN}	Internal Input Termination Resistor	40	50	60	Ω

LVDS OUTPUTS (Note 5)

Symbol

V _{OD}	Differential Output Voltage	250		450	mV
ΔV_{OD}	Change in Magnitude of V _{OD} for Complementary Output States (Note 10)		1	25	mV
V _{OS}	Offset Voltage (Figure 14)	1125		1375	mV
ΔV_{OS}	Change in Magnitude of V _{OS} for Complementary Output States (Note 10)		1	25	mV
V _{OH}	Output HIGH Voltage (Note 6)		1425	1600	mV
V _{OL}	Output LOW Voltage (Note 7)	900	1075		mV

LVTTL/LVCMOS INPUTS

VIH	Input HIGH Voltage (Note 7, 8)	2.0	V _{CC}	V
VIL	Input LOW Voltage (Note 7, 8)	GND	0.8	V
I _{IH}	Input HIGH Current	-150	150	μA
IIL	Input LOW Current	-150	150	μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. LVDS outputs require 100 Ω receiver termination resistor between differential pair. See Figure 13.

6. $V_{OH}max = V_{OS}max + \frac{1}{2} V_{OD}max$. 7. $V_{OL}max = V_{OS}min - \frac{1}{2} V_{OD}max$.

8. V_{th} is applied to the complementary input when operating in single-ended mode.

9. Input termination pins open, D/\overline{D} at the DC level within V_{CMR} and output pins loaded with R_L = 100 Ω across differential.

10. Parameter guaranteed by design verification not tested in production.

11. V_{REF AC} used to rebias capacitor-coupled inputs only (see Figures 10 and 11).

			-40°C			25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
f _{inMax}	Maximum Input Clock Frequency	2.0			2.0			2.0			GHz	
V _{OUTPP}	$\begin{array}{l} \mbox{Output Voltage Amplitude (@ V_{INPPmin})} \ f_{in} \leq 1.0 \ \mbox{GHz} \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	220 200 170	350 300 270		220 200 170	350 300 270		220 200 170	350 300 270		mV	
f _{DATA}	Maximum Operating Data Rate	1.5	2.5		1.5	2.5		1.5	2.5		Gb/s	
t _{PLH} , t _{PHL}	Differential Input to Differential Output Propagation Delay	300	450	600	300	450	600	300	450	600	ps	
t _s t _h	Setup Time Hold Time	300 500	60 70		300 500	60 70		300 500	60 70			
t _{SKEW}	Within Device Skew (Note 17) Device-to-Device Skew (Note 16)		5 30	20 200		5 30	20 200		5 30	20 200	ps	
t _{jitter}	$\begin{array}{ll} \text{RMS Random Clock Jitter (Note 14)} & f_{in} = 1.0 \text{ GHz} \\ f_{in} = 1.5 \text{ GHz} \\ \text{Deterministic Jitter (Note 15)} & f_{\text{DATA}} = 622 \text{ Mb/s} \\ f_{\text{DATA}} = 1.5 \text{ Gb/s} \\ f_{\text{DATA}} = 2.488 \text{ Gb/s} \\ \end{array}$		0.5 0.5 6.0 7.0 10	1.0 1.0 20 20 20		0.5 0.5 6.0 7.0 10	1.0 1.0 20 20 20		0.5 0.5 6.0 7.0 10	1.0 1.0 20 20 20	ps	
V _{INPP}	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 13)	100		V _{CC} - GND	100		V _{CC} - GND	100		V _{CC} - GND	mV	
t _r t _f	Output Rise/Fall Times @ 250 MHz Q, Q (20% – 80%)	60	120	190	60	120	190	60	120	190	ps	

Table 6. AC CHARACTERISTICS V_{CC} = 3.0 V to 3.6 V, GND = 0 V; (Note 12)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

12. Measured by forcing V_{INPPmin} with 50% duty cycle clock source and V_{CC} – 1400 mV offset. All loading with an external R_L = 100 Ω . Input edge rates 150 ps (20%–80%). See Figure 13.


13. Input voltage swing is a single-ended measurement operating in differential mode.


14. RMS jitter with 50% Duty Cycle clock signal at 750 MHz.

15. Deterministic jitter with input NRZ data at PRBS 2²³-1 and K28.5.

16. Skew is measured between outputs under identical transition @ 250 MHz.

17. The worst case condition between Q0/Q0 and Q1/Q1 from either D0/D0 or D1/D1, when both outputs have the same transition.











Figure 5. Typical Output Waveform at 2.488 Gb/s with PRBS 2^{23-1} and OC48 mask (V_{INPP} = 100 mV; Input Signal DDJ = 14 ps)






Figure 7. LVDS Interface





Figure 8. Standard 50 Ω Load CML Interface











Figure 9. Standard 50 Ω Load HSTL Interface














Figure 13. Typical LVDS Termination for Output Driver and Device Evaluation












Figure 16. Differential Inputs Driven Differentially




Figure 17. V_{th} Diagram




Figure 18. V_{CMR} Diagram





Figure 19. EN Timing Diagram

ORDERING INFORMATION

Device	Package	Shipping [†]
NB6N14SMNG	QFN–16, 3 X 3 mm (Pb–Free)	123 Units / Rail
NB6N14SMNR2G	QFN–16, 3 X 3 mm (Pb–Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS




16X b 0.10 С AB **BOTTOM VIEW** Φ 0.05 С NOTE 3

NOTES

- DIRENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION & APPLIES TO PLATED
- TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. 4
- Lmax CONDITION CAN NOT VIOLATE 0.2 MM MINIMUM SPACING BETWEEN LEAD TIP 5. AND FLAG

	MILLIMETERS	
DIM	MIN	MAX
Α	0.80	1.00
A1	0.00	0.05
A3	0.20 REF	
b	0.18	0.30
D	3.00 BSC	
D2	1.65	1.85
Е	3.00 BSC	
E2	1.65	1.85
е	0.50 BSC	
κ	0.18 TYP	
L	0.30	0.50

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

AnyLevel and ECLinPS MAX are trademarks of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative