

LMK03000/LMK03000C/LMK03001/LMK03001C Precision Clock Conditioner with Integrated VCO

General Description

The LMK03000/LMK03000C/LMK03001/LMK03001C precision clock conditioners combine the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The devices integrate a Voltage Controlled Oscillator (VCO), a high performance Integer-N Phase Locked Loop (PLL), a partially integrated loop filter, three LVDS, and five LVPECL clock output distribution blocks.

The VCO output is optionally accessible on the Fout port. Internally, the VCO output goes through a VCO Divider to feed the various clock distribution blocks.

Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVDS or LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.

When configured as a clock generator with a wide loop bandwidth, a high phase detector frequency, and a low noise clock source the LMK03000C/LMK03001C features jitter performance of 200 fs RMS (10 Hz - 20 MHz). When configured as a jitter cleaner, the LMK03000C/LMK03001C features jitter performance of 400 fs RMS (12 kHz - 20 MHz) and the LMK03000C/LMK03001C 800 fs RMS (12 kHz - 20 MHz).

The clock conditioners come in a 48-pin LLP package and are footprint compatible with other clocking devices in the same family.

Features


- Integrated VCO with very low phase noise floor
- Integrated Integer-N PLL with outstanding normalized phase noise contribution of -224 dBc/Hz
- Clock generator performance (10 Hz 20 MHz)
 - LMK03000C/LMK03001C: 200 fs RMS jitter
- Two jitter cleaner performance grades (12 kHz to 20 MHz)
 - __ LMK03000/LMK03001: 800 fs RMS jitter
 - __ LMK03000C/LMK03001C: 400 fs RMS jitter
- Two VCO frequency plans
 - __ LMK03000/LMK03000C: 1185 to 1296 MHz
 - LMK03001/LMK03001C: 1470 to 1570 MHz
- Clock output frequency range of 1 to 785 MHz
- 3 LVDS and 5 LVPECL clock outputs
- Partially integrated loop filter
- Dedicated divider and delay blocks on each clock output
- Pin compatible family of clocking devices
- 3.15 to 3.45 V operation
- Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)

Target Applications


- Data Converter Clocking
- Networking, SONET/SDH, DSLAM
- Wireless Infrastructure
- Medical
- Test and Measurement
- Military / Aerospace

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Functional Block Diagram



Connection Diagram



Pin Descriptions

Pin #	Pin Name	I/O	Description
1, 25	GND	ı	Ground
2	Fout	0	Internal VCO Frequency Output
3, 8, 13, 16, 19, 22, 26, 30, 31, 33, 37, 40, 43, 46	Vcc1, Vcc2, Vcc3, Vcc4, Vcc5, Vcc6, Vcc7, Vcc8, Vcc9, Vcc10, Vcc11, Vcc12, Vcc13, Vcc14	-	Power Supply
4	CLKuWire	I	MICROWIRE Clock Input
5	DATAuWire	_	MICROWIRE Data Input
6	LEuWire	I	MICROWIRE Latch Enable Input
7, 34, 35	NC	-	No Connection to these pins
9, 10	LDObyp1, LDObyp2	í	LDO Bypass
11	GOE	_	Global Output Enable
12	LD	0	Lock Detect and Test Output
14, 15	CLKout0, CLKout0*	0	LVDS Clock Output 0
17, 18	CLKout1, CLKout1*	0	LVDS Clock Output 1
20, 21	CLKout2, CLKout2*	0	LVDS Clock Output 2
23, 24	CLKout3, CLKout3*	0	LVPECL Clock Output 3
27	SYNC*	_	Global Clock Output Synchronization
28, 29	OSCin, OSCin*	_	Oscillator Clock Input; Must be AC coupled
32	CPout	0	Charge Pump Output
36	Bias	I	Bias Bypass
38, 39	CLKout4, CLKout4*	0	LVPECL Clock Output 4
41, 42	CLKout5, CLKout5*	0	LVPECL Clock Output 5
44, 45	CLKout6, CLKout6*	0	LVPECL Clock Output 6
47, 48	CLKout7, CLKout7*	0	LVPECL Clock Output 7
DAP	DAP	-	Die Attach Pad is Ground

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Parameter	Symbol	Ratings	Units
Power Supply Voltage	V _{cc}	-0.3 to 3.6	V
Input Voltage	V _{IN}	-0.3 to (V _{CC} + 0.3)	V
Storage Temperature Range	T _{STG}	-65 to 150	°C
Lead Temperature (solder 4 s)	T _L	+260	°C
Junction Temperature	T _J	125	°C

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Units
Ambient Temperature	T _A	-40	25	85	°C
Power Supply Voltage	V _{cc}	3.15	3.3	3.45	V

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 2: This device is a high performance integrated circuit with ESD handling precautions. Handling of this device should only be done at ESD protected work stations. The device is rated to a HBM-ESD of > 2 kV, a MM-ESD of > 200 V, and a CDM-ESD of > 1.2 kV.

Package Thermal Resistance

Package	θ_{JA}	θ _{J-PAD (Thermal Pad)}
48-Lead LLP (Note 3)	27.4° C/W	5.8° C/W

Note 3: Specification assumes 16 thermal vias connect the die attach pad to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the LLP. It is recommended that the maximum number of vias be used in the board layout.

Electrical Characteristics (Note 4)

 $(3.15 \text{ V} \le \text{Vcc} \le 3.45 \text{ V}, -40 \text{ °C} \le \text{T}_A \le 85 \text{ °C}, \text{ Differential Inputs/Outputs; except as specified. Typical values represent most likely parametric norms at Vcc = 3.3 V, <math>\text{T}_A = 25 \text{ °C}, \text{ and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed).}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Cu	irrent Consumption				
1	Power Supply Current	Entire device; CLKout0 & CLKout4 enabled in Bypass Mode		161.8		A
I _{CC}	(Note 5)	Entire device; All Outputs Off (no emitter resistors placed)		86		· mA
I _{CC} PD	Power Down Current	POWERDOWN = 1		1		mA
	Re	eference Oscillator				
f _{OSCin} square	Reference Oscillator Input Frequency Range for Square Wave	AC coupled Differential (V	1		200	MHz
V _{OSCin} square	Square Wave Input Voltage for OSCin and OSCin*	AC coupled; Differential (V _{OD})	0.2		1.6	Vpp
		PLL				
f _{COMP}	Phase Detector Frequency				40	MHz
		V _{CPout} = Vcc/2, PLL_CP_GAIN = 1x		100		
I CDourt	Observed Burney Courses	V _{CPout} = Vcc/2, PLL_CP_GAIN = 4x		400] .
I _{SRCE} CPout	Charge Pump Source Current	V _{CPout} = Vcc/2, PLL_CP_GAIN = 16x		1600		μA
		V _{CPout} = Vcc/2, PLL_CP_GAIN = 32x	3200			1

Symbol	Parameter	Cond	itions	Min	Тур	Max	Units
		PLL (Continued)	-		, ,		1
		$V_{CPout} = Vcc/2, PLL$			-100		_
I _{SINK} CPout	Charge Pump Sink Current	$V_{CPout} = Vcc/2, PLL$			-400		μA
SINKO	Charge Fullip Ollik Outletic	V _{CPout} = Vcc/2, PLL	_CP_GAIN = 16x		-1600] μΑ
		V _{CPout} = Vcc/2, PLL	_CP_GAIN = 32x		-3200		
I _{CPout} TRI	Charge Pump TRI-STATE® Current	0.5 V < V _{CPout} < Vc	c - 0.5 V		2	10	nA
I 9/MIC	Magnitude of Charge Pump	V _{CPout} = Vcc / 2			3		%
I _{CPout} %MIS	Sink vs. Source Current Mismatch	T _A = 25°C			3		/0
I _{CPout} VTUNE	Magnitude of Charge Pump Current vs. Charge Pump Voltage Variation	$0.5 \text{ V} < \text{V}_{\text{CPout}} < \text{Vc}$ $\text{T}_{\text{A}} = 25^{\circ}\text{C}$	c - 0.5 V		4		%
I _{CPout} TEMP	Magnitude of Charge Pump Current vs. Temperature Variation				4		%
PN10kHz	PLL 1/f Noise at 10 kHz Offset (Note 6)	PLL_CP_GAIN = 1	х		-117		dBc/Hz
FINTUKIZ	Normalized to 1 GHz Output Frequency	PLL_CP_GAIN = 3	2x		-122		UBC/HZ
PN1Hz	Normalized Phase Noise Contribution	PLL_CP_GAIN = 1	x		-219		dBc/Hz
1 111112	(Note 7)	PLL_CP_GAIN = 3	2x		-224		GDC/112
		vco					
f _{Fout}	VCO Tuning Range	LMK03000/LMK030	000C	1185		1296	MHz
'Fout	VOO Turiirig Harige	LMK03001/LMK03	001C	1470		1570	IVII IZ
ΔT _{CL}	Allowable Temperature Drift for Continuous Lock	After programming R15 for lock, no changes to output configuration are permitted to guarantee continuous lock. (Note 8)				125	°C
		LMK03000/LMK03000C; T _A = 25 °C			3.3		
p _{Fout}	Output Power to a 50 Ω load driven by Fout	LMK03001/LMK03			2.7		dBm
	Fine Tuning Sensitivity	LMK03000/LMK03000C			7 to 9		
K_{Vtune}	(The lower sensitivity indicates the typical sensitivity at the lower end of the tuning range, the higher sensitivity at the higher end of the tuning range)	LMK03001/LMK030			9 to 11		MHz/V
		LMK03000/LMK030	001		800		fs
J _{RMS} Fout	Fout RMS Period Jitter	12 kHz to 20 MHz bandwidth			000		13
CHM2. Car	Tour time to end dillo	LMK03000C/LMK0		400		fs	
		12 kHz to 20 MHz t					
		LMK03000C	10 kHz Offset		-91.4		-
		f _{Fout} = 1296 MHz	100 kHz Offset		-116.8		-
		(Note 9)	1 MHz Offset		-137.8		-
			10 MHz Offset		-156.9		-
		LMK03000C	10 kHz Offset		-93.5		-
		f _{Fout} = 1185 MHz	100 kHz Offset		-118.5		-
		(Note 9)	1 MHz Offset		-139.4		-
L(f) _{Fout}	Fout Single Side Band Phase Noise		10 MHz Offset		-158.4		dBc/Hz
- = -		LMK03001C	10 kHz Offset		-89.6		-
		f _{Fout} = 1570 MHz	100 kHz Offset		-115.2		-
		(Note 9)	1 MHz Offset		-136.5		1
			10 MHz Offset		-156.0		-
		LMK03001C	10 kHz Offset		-91.6		-
		f _{Fout} = 1470 MHz	100 kHz Offset		-116.0		-
		(Note 9)	1 MHz Offset 10 MHz Offset		-137.9		-
				-156.2			

Symbol	Parameter	Condit	ions	Min	Тур	Max	Units
	Clock Distribution Section (No	ote 10) - LVDS Clock O	utputs (CLKout0	to CLKo	ut2)	2	
		$R_L = 100 \Omega$	CLKoutX_MUX = Bypass		20		
Jitter _{ADD}	Additive RMS Jitter (Note 10)	Distribution Path = 785 MHz Bandwidth = 12 kHz to 20 MHz	CLKoutX_MUX = Divided CLKoutX_DIV = 4		75		fs
t _{SKEW}	CLKoutX to CLKoutY (Note 11)	Equal loading and ic configuration R _L = 100 Ω	•			30	ps
V _{OD}	Differential Output Voltage	R _L = 100 Ω		250	350	450	mV
ΔV _{OD}	Change in magnitude of V _{OD} for complementary output states	R _L = 100 Ω		-50		50	mV
V _{os}	Output Offset Voltage	R _L = 100 Ω		1.070	1.25	1.370	V
ΔV _{OS}	Change in magnitude of V _{OS} for complementary output states	R _L = 100 Ω		-35		35	mV
I _{SA} I _{SB}	Clock Output Short Circuit Current single ended	Single ended output	s shorted to GND	-24		24	mA
I _{SAB}	Clock Output Short Circuit Current differential	Complementary out	outs tied together	-12		12	mA
	Clock Distribution Section (Not	e 10) - LVPECL Clock	Outputs (CLKout	to CLK	out7)		
		R _L = 100 Ω	CLKoutX_MUX = Bypass		20		
Jitter _{ADD}	Additive RMS Jitter (Note 10)	Distribution Path = 785 MHz Bandwidth = 12 kHz to 20 MHz	CLKoutX_MUX = Divided CLKoutX_DIV =		75		fs
t _{SKEW}	CLKoutX to CLKoutY (Note 11)	Equal loading and ic configuration Termination = 50 Ω		-30	±3	30	ps
V _{OH}	Output High Voltage				Vcc - 0.98		٧
V _{OL}	Output Low Voltage	Termination = 50Ω	to Vcc - 2 V		Vcc - 1.8		V
V _{OD}	Differential Output Voltage			660	810	965	mV
	Digita	I LVTTL Interfaces (No	te 12)				
V_{IH}	High-Level Input Voltage			2.0		Vcc	V
V _{IL}	Low-Level Input Voltage					0.8	V
I _{IH}	High-Level Input Current	V _{IH} = Vcc		-5.0		5.0	μΑ
I _{IL}	Low-Level Input Current	V _{IL} = 0		-40.0		5.0	μA
V _{OH}	High-Level Output Voltage	I _{OH} = +500 μA		Vcc - 0.4			V
V _{OL}	Low-Level Output Voltage	I _{OL} = -500 μA				0.4	V
.,	1	ICROWIRE Interfaces	(Note 13)			l	_
V _{IH}	High-Level Input Voltage			1.6		Vcc	V
V _{IL}	Low-Level Input Voltage	<u> </u>				0.4	V
I _{IH}	High-Level Input Current	V _{IH} = Vcc		-5.0		5.0	μA
I _{IL}	Low-Level Input Current	$V_{IL} = 0$		-5.0		5.0	μΑ

6

Symbol	Parameter	Conditions	Min	Тур	Max	Units
		MICROWIRE Timing			•	
t _{CS}	Data to Clock Set Up Time	See Data Input Timing	25			ns
t _{CH}	Data to Clock Hold Time	See Data Input Timing	8			ns
t _{CWH}	Clock Pulse Width High	See Data Input Timing	25			ns
t _{CWL}	Clock Pulse Width Low	See Data Input Timing	25			ns
t _{ES}	Clock to Enable Set Up Time	See Data Input Timing	25			ns
t _{CES}	Enable to Clock Set Up Time	See Data Input Timing	25			ns
t _{EWH}	Enable Pulse Width High	See Data Input Timing	25			ns

Note 4: The Electrical Characteristics table lists guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 5: See 3.5 for more current consumption / power dissipation calculation information.

Note 6: A specification in modeling PLL in-band phase noise is the 1/f flicker noise, L_{PLL_flicker}(f), which is dominant close to the carrier. Flicker noise has a 10 dB/decade slope. PN10kHz is normalized to a 10 kHz offset and a 1 GHz carrier frequency. PN10kHz = L_{PLL_flicker}(10 kHz) - 20log(Fout / 1 GHz), where L_{PLL_flicker}(f) is the single side band phase noise of only the flicker noise's contribution to total noise, L(f). To measure L_{PLL_flicker}(f) it is important to be on the 10 dB/decade slope close to the carrier. A high compare frequency and a clean crystal are important to isolating this noise source from the total phase noise, L(f). L_{PLL_flicker}(f) can be masked by the reference oscillator performance if a low power or noisy source is used. The total PLL inband phase noise performance is the sum of L_{PLL_flicker}(f) and L_{PLL_flicker}(f) and L_{PLL_flicker}(f).

Note 7: A specification in modeling PLL in-band phase noise is the Normalized Phase Noise Contribution, $L_{PLL_flat}(f)$, of the PLL and is defined as PN1Hz = $L_{PLL_flat}(f) - 20\log(N) - 10\log(f_{COMP})$. $L_{PLL_flat}(f)$ is the single side band phase noise measured at an offset frequency, f, in a 1 Hz Bandwidth and f_{COMP} is the phase detector frequency of the synthesizer. $L_{PLL_flat}(f)$ contributes to the total noise, L(f). To measure $L_{PLL_flat}(f)$ the offset frequency, f, must be chosen sufficiently smaller then the loop bandwidth of the PLL, and yet large enough to avoid a substantial noise contribution from the reference and flicker noise. $L_{PLL_flat}(f)$ can be masked by the reference oscillator performance if a low power or noisy source is used.

Note 8: Allowable Temperature Drift for Continuous Lock is how far the temperature can drift in either direction and stay in lock from the ambient temperature and programmed state at which the device was when register R15 was programmed. The action of programming the R15 register, even to the same value, activates a frequency calibration routine. This implies that the device will work over the entire frequency range, but if the temperature drifts more than the maximum allowable drift for continuous lock, then it will be necessary to reprogram the R15 register to ensure that the device stays in lock. Regardless of what temperature the device was initially programmed at, the ambient temperature can never drift outside the range of -40 °C \leq T_A \leq 85 °C without violating specifications. For this specification to be valid, the programmed state of the device must not change after R15 is programmed.

Note 9: VCO phase noise is measured assuming the VCO is the dominant noise source due to a 75 Hz loop bandwidth. Over frequency, the phase noise typically varies by 1 to 2 dB, with the worst case performance typically occurring at the highest frequency. Over temperature, the phase noise typically varies by 1 to 2 dB, assuming the device is not reprogrammed. Reprogramming R15 will run the frequency calibration routine for optimum phase noise.


Note 10: The Clock Distribution Section includes all parts of the device except the PLL and VCO sections. Typical Additive Jitter specifications apply to the clock distribution section only and is in RMS form addition to the jitter from the VCO.

Note 11: Specification is guaranteed by characterization and is not tested in production.

Note 12: Applies to GOE, LD, and SYNC*.


 $\textbf{Note 13:} \ \mathsf{Applies} \ \mathsf{to} \ \mathsf{CLKuWire}, \ \mathsf{DATAuWire}, \ \mathsf{and} \ \mathsf{LEuWire}.$

Serial Data Timing Diagram



Data bits set on the DATAuWire signal are clocked into a shift register, MSB first, on each rising edge of the CLKuWire signal. On the rising edge of the LEuWire signal, the data is sent from the shift register to the addressed register determined by the LSB bits. After the programming is complete the CLKuWire, DATAuWire, and LEuWire signals should be returned to a low state.

Charge Pump Current Specification Definitions



I1 = Charge Pump Sink Current at $V_{CPout} = Vcc - \Delta V$

I2 = Charge Pump Sink Current at V_{CPout} = Vcc/2

I3 = Charge Pump Sink Current at $V_{CPout} = \Delta V$

I4 = Charge Pump Source Current at $V_{CPout} = Vcc - \Delta V$

I5 = Charge Pump Source Current at V_{CPout} = Vcc/2

I6 = Charge Pump Source Current at $V_{CPout} = \Delta V$

ΔV = Voltage offset from the positive and negative supply rails. Defined to be 0.5 V for this device.

Charge Pump Output Current Magnitude Variation vs. Charge Pump Output Voltage

$$I_{CPout} \ Vs \ V_{CPout} = \frac{||1| - ||3|}{||1| + ||3|} \times 100\%$$
$$= \frac{||4| - ||6|}{||4| + ||6|} \times 100\%$$

Charge Pump Sink Current vs. Charge Pump Output Source Current Mismatch

$$I_{CPout}$$
 Sink Vs I_{CPout} Source =
$$\frac{||2| - ||5|}{||2| + ||5|} \times 100\%$$
20211433

Charge Pump Output Current Magnitude Variation vs. Temperature

$$I_{CPout} \text{ Vs } T_{A} = \frac{\left|I_{2}\right|_{T_{A}} - \left|I_{2}\right|_{T_{A} = 25^{\circ}C}}{\left|I_{2}\right|_{T_{A} = 25^{\circ}C}} \times 100\%$$

$$= \frac{\left|I_{5}\right|_{T_{A}} - \left|I_{5}\right|_{T_{A} = 25^{\circ}C}}{\left|I_{5}\right|_{T_{A} = 25^{\circ}C}} \times 100\%$$

8

1.0 Functional Description

The LMK03000/LMK03000C/LMK03001/LMK03001C precision clock conditioners combine the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The devices integrate a Voltage Controlled Oscillator (VCO), a high performance Integer-N Phase Locked Loop (PLL), a partially integrated loop filter, three LVDS, and five LVPECL clock output distribution blocks.

When configured as a clock generator with a wide loop bandwidth, a high phase detector frequency, and a low noise clock source the LMK03000C/LMK03001C features jitter performance of 200 fs RMS (10 Hz - 20 MHz). When configured as a jitter cleaner, the LMK03000C/LMK03001C features jitter performance of 400 fs RMS (12 kHz - 20 MHz) and the LMK03000C/LMK03001C 800 fs RMS (12 kHz - 20 MHz).

The devices include internal 3rd and 4th order poles to simplify loop filter design and improve spurious performance. The 1st and 2nd order poles are off-chip to provide flexibility for the design of various loop filter bandwidths.

Two VCO frequency plans are available for each performance grade. The LMK03000 and LMK03000C include a 1.24 GHz VCO. The LMK03001 and LMK03001C include a 1.52 GHz VCO. The VCO output is optionally accessible on the Fout port. Internally, the VCO output goes through an VCO Divider to feed the various clock distribution blocks.

Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVDS or LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.

The clock conditioners come in a 48-pin LLP package and are footprint compatible with other clocking devices in the same family.

1.1 BIAS PIN

To properly use the device, bypass Bias (pin 36) with a low leakage 1 μ F capacitor connected to Vcc. This is important for low noise performance.

1.2 LDO BYPASS

To properly use the device, bypass LDObyp1 (pin 9) with a 10 μF capacitor and LDObyp2 (pin 10) with a 0.1 μF capacitor.

1.3 OSCILLATOR INPUT PORT (OSCin, OSCin*)

The purpose of OSCin is to provide the PLL with a reference signal. The OSCin port must be AC coupled, refer to the System Level Diagram in the Application Information section. The OSCin port may be driven single endedly by AC grounding OSCin* with a 0.1 µF capacitor.

1.4 LOW NOISE, FULLY INTEGRATED VCO

The LMK03000/LMK03000C/LMK03001/LMK03001C devices contain a fully integrated VCO. In order for proper operation the VCO uses a frequency calibration algorithm. The frequency calibration algorithm is activated any time that

the R15 register is programmed. Once R15 is programmed the temperature may not drift more than the maximum allowable drift for continuous lock, ΔT_{CL} , or else the VCO is not guaranteed to stay in lock.

For the frequency calibration algorithm to work properly OS-Cin must be driven by a valid signal when R15 is programmed.

1.5 CLKout DELAYS

Each individual clock output includes a delay adjustment. Clock output delay registers (CLKoutX_DLY) support a 150 ps step size and range from 0 to 2250 ps of total delay.

1.6 LVDS/LVPECL OUTPUTS


Each LVDS or LVPECL output may be disabled individually by programming the CLKoutX_EN bits. All the outputs may be disabled simultaneously by pulling the GOE pin low or programming EN_CLKout_Global to 0.

1.7 GLOBAL CLOCK OUTPUT SYNCHRONIZATION

The SYNC* pin synchronizes the clock outputs. When the SYNC* pin is held in a logic low state, the outputs are also held in a logic low state. When the SYNC* pin goes high, the clock outputs are activated and will transition to a high state simultaneously.

The SYNC* pin must be held low for greater than one clock cycle of the output of the VCO Divider, also known as the distribution path. Once this low event has been registered, the outputs will not reflect the low state for four more cycles. Similarly once the SYNC* pin becomes high, the outputs will not simultaneously transition high until four more distribution path clock cycles have passed. See the timing diagram below for further detail. In the timing diagram below the clocks are programmed as CLKout0_MUX = Bypassed, CLKout1_MUX = Divided, CLKout1_DIV = 2, CLKout2_MUX = Divided, and CLKout2_DIV = 4.

SYNC* Timing Diagram



20211404

The SYNC* pin provides an internal pull-up resistor as shown on the functional block diagram. If the SYNC* pin is not terminated externally the clock outputs will operate normally. If the SYNC* function is not used, clock output synchronization is not guaranteed.

1.8 CLKout OUTPUT STATES

Each clock output may be individually enabled with the CLKoutX_EN bits. Each individual output enable control bit is gated with the Global Output Enable input pin (GOE) and the Global Output Enable bit (EN_CLKout_Global).

All clock outputs can be disabled simultaneously if the GOE pin is pulled low by an external signal or EN_CLKout_Global is set to 0.

CLKoutX _EN bit	EN_CLKout _Global bit	GOE pin	Clock X Output State
1	1	0	Low
Don't care	0	Don't care	Off
0	Don't care	Don't care	Off
1	1	High / No Connect	Enabled

When an LVDS output is in the Off state, the outputs are at a voltage of approximately 1.5 volts. When an LVPECL output

is in the Off state, the outputs are at a voltage of approximately 1 volt.

1.9 GLOBAL OUTPUT ENABLE AND LOCK DETECT

The GOE pin provides an internal pull-up resistor as shown on the functional block diagram. If it is not terminated externally, the clock output states are determined by the Clock Output Enable bits (CLKoutX_EN) and the EN_CLKout_Global bit.

By programming the PLL_MUX register to Digital Lock Detect Active High (See 2.6.2), the Lock Detect (LD) pin can be connected to the GOE pin in which case all outputs are set low automatically if the synthesizer is not locked.

1.10 POWER ON RESET

When supply voltage to the device increases monotonically from ground to Vcc, the power on reset circuit sets all registers to their default values, see 2.3.1 for more information on default register values. Voltage should be applied to all Vcc pins simultaneously.

2.0 General Programming Information

The LMK03000/LMK03000C/LMK03001/LMK03001C devices are programmed using several 32-bit registers which control the device's operation. The registers consist of a data field and an address field. The last 4 register bits, ADDR[3:0] form the address field. The remaining 28 bits form the data field DATA[27:0].

During programming, LEuWire is low and serial data is clocked in on the rising edge of CLKuWire (MSB first). When LE goes high, data is transferred to the register bank selected by the address field. Only registers R0 to R7, R11, and R13 to R15 need to be programmed for proper device operation.

For the frequency calibration algorithm to work properly OSCin must be driven by a valid signal when R15 is programmed. Any changes to the PLL R divider or OSCin require R15 to be programmed again to activate the frequency calibration routine.

2.1 RECOMMENDED PROGRAMMING SEQUENCE

The recommended programming sequence involves programming R0 with the reset bit set (RESET = 1) to ensure the device is in a default state. It is not necessary to program R0 again, but if R0 is programmed again, the reset bit is programmed clear (RESET = 0). Registers are programmed in order with R15 being the last register programmed. An example programming sequence is shown below.

- Program R0 with the reset bit set (RESET = 1). This ensures the device is in a default state. When the reset bit is set in R0, the
 other R0 bits are ignored.
 - If R0 is programmed again, the reset bit is programmed clear (RESET = 0).
- Program R0 to R7 as necessary with desired clocks with appropriate enable, mux, divider, and delay settings.
- · Program R11 with DIV4 setting if necessary.
- Program R13 with oscillator input frequency and internal loop filter values
- Program R14 with Fout enable bit, global clock output bit, power down setting, PLL mux setting, and PLL R divider.
- Program R15 with PLL charge pump gain, VCO divider, and PLL N divider. Also starts frequency calibration routine.

LMK03000/LMK03000C/LMK03001/LMK03001C

r		_								
	0	ΑO	0	-	0	-	0	-	0	-
	-	F A	0	0	-	-	0	0	-	-
	7	A 2	0	0	0	0	-	-	-	-
	က	А3	0	0	0	0	0	0	0	0
	4		>_	> _	> -	│ ≻₁	├	> -	> -	>
	ro		out0_DI [3:0]	out1_DI [3:0]	out2_DI [3:0]	out3_DI [3:0]	out4_DI [3:0]	out5_DI [3:0]	out6_DI [3:0]	it7_Dl 3:0]
	9		CLKout0_DLY [3:0]	CLKout1_DLY [3:0]	CLKout2_DLY [3:0]	CLKout3_DLY [3:0]	CLKout4_DLY [3:0]	CLKout5_DLY [3:0]	CLKout6_DLY [3:0]	CLKout7_DLY [3:0]
	7		0	0	0			0	0	0
	ω									
	6									
	9		≥	≥	≥	≥	≥	≥	≥	≥
	1		.out0_D [7:0]	out1_D [7:0]	out2_D [7:0]	(out3_D	(out4_D [7:0]	.out5_D [7:0]	.:0]	(out7_D [7:0]
	12		CLKout0_DIV [7:0]	CLKout1_DIV [7:0]	CLKout2_DIV [7:0]	CLKout3_DIV [7:0]	CLKout4_DIV [7:0]	CLKout5_DIV [7:0]	CLKout6_DIV [7:0]	CLKout7_DIV [7:0]
٩	13		0	O	O			Ü	O	
Ma	4									
ster	15									
egis	16	ll	CLKout0_EN	CLKout1_EN	CLKout2_EN	CLKout3_EN	CLKout4_EN	CLKout5_EN	CLKout6_EN	CLKout7_EN
LMK03001C Register Map	18 17	Data [27:0	CLKout0 _MUX [1:0]	CLKout1 _MUX [1:0]	CLKout2 _MUX [1:0]	CLKout3 _MUX [1:0]	CLKout4 _MUX [1:0]	CLKout5 _MUX [1:0]	CLKout6 _MUX [1:0]	CLKout7 _MUX [1:0]
300	19		0	0	0	0	0	0	0	0
¥ 6	20		0	0	0	0	0	0	0	0
7	21		0	0	0	0	0	0	0	0
8	22		0	0	0	0	0	0	0	0
<u>\$</u>	23		0	0	0	0	0	0	0	0
L _M	24		0	0	0	0	0	0	0	0
200	25		0	0	0	0	0	0	0	0
300	26		0	0	0	0	0	0	0	0
JK6	27		0	0	0	0	0	0	0	0
7LI	28		0	0	0	0	0	0	0	0
300	## 31 30 29 28 27 26 25 24 23 22 21		0	0	0	0	0	0	0	0
8	30		0	0	0	0	0	0	0	0
Z	31		RESET	0	0	0	0	0	0	0
2.2	Register		RO	R1	R2	R3	R4	R5	R6	R7
• • •						1	1			

Harmon Corona Harmon H					
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	-	-	0	-
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 4 3 1	-	-	0	-	-
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 4	2	0	1	1	1
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 5 6 5 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0	က	-	0 -		-
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 10 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0	4	0		0	0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 10 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0	2	0	O_ '4_LF :0]	0	0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 10 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0	ဖ	0	C3_C	0	0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0	7	0		0	0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0	ω				
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0	1	0	VCO_ R3_LF [2:0]		
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0		0			
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0	7				
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0	12	0	VCO_ 34_LF [2:0]		
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0	13		<u> </u>	л. Б.	
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0	14	0		PLI [11	
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 17 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0	15	DIΛ¢			
31 30 29 28 27 26 25 24 23 22 21 20 19 18	16	0	g		N_ [0:
31 30 29 28 27 26 25 24 23 22 21 20 11 0 0 0 0 0 0 0 0 1 0 0 0 0 0	17	1	FRE		PLI [17
31 30 29 28 27 26 25 24 23 22 21 20 11 0 0 0 0 0 0 0 0 1 0 0 0 0 0		0	SCin_		
31 30 29 28 27 26 25 24 23 22 21 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0	19	0	0		
31 30 29 28 27 26 25 24 23 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0	20	0			
31 30 29 28 27 26 25 24 23 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0	21	0		MUX o]	
31 30 29 28 27 26 25 24 23 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0	22	0	0	PLL_ [3:	
31 30 29 28 27 26 25 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	23	-	-		
31 30 29 28 27 26 0 0 0 0 29 28 27 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	24	0	0	0	
31 30 29 28 27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	25	0	-	0	
31 30 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	26	0	0	POWERDOWN	
31 30 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	27	0	0	EN_CLKout_Global	.o]
31 30 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	28	0	0	EN_Fout	VCO [3:
0 0 0 PLL GAII	29	0	0	0	
" - -	30	0	0	0	-L -NIN :0]
Harigean E. 27 Register	31	0			
	Register	R11	R13	R14	R15

2.3 REGISTER R0 to R7

Registers R0 through R7 control the eight clock outputs. Register R0 controls CLKout0, Register R1 controls CLKout1, and so on. There is one additional bit in register R0 called RESET. Aside from this, the functions of these bits are identical. The X in CLKoutX_MUX, CLKoutX_DIV, CLKoutX_DLY, and CLKoutX_EN denote the actual clock output which may be from 0 to 7.

2.3.1 RESET bit -- R0 only

This bit is only in register R0. The use of this bit is optional and it should be set to '0' if not used. Setting this bit to a '1' forces all registers to their power on reset condition and therefore automatically clears this bit. If this bit is set, all other R0 bits are ignored and R0 needs to be programmed again if used with its proper values and RESET = 0.

Bit Name Default Bit Value		Bit State	Bit Description	Register	Bit Location
RESET	0	No reset, normal operation	Reset to power on defaults	R0	31
CLKoutX_MUX	0	Bypassed	CLKoutX mux mode		18:17
CLKoutX_EN	0	Disabled	CLKoutX enable	D0 to D7	16
CLKoutX_DIV	1	Divide by 2	CLKoutX clock divide	R0 to R7	15:8
CLKoutX_DLY	0	0 ps	CLKoutX clock delay		7:4
DIV4	0	PDF ≤ 20 MHz	Phase Detector Frequency	R11	15
OSCin_FREQ	10	10 MHz OSCin	OSCin Frequency in MHz		21:14
VCO_R4_LF	0	Low (~200 Ω)	R4 internal loop filter values	D40	13:11
VCO_R3_LF	0	.ow (~600 Ω) R3 internal loop filter values		R13	10:8
VCO_C3_C4_LF	0	C3 = 0 pF, C4 = 10 pF	C3 and C4 internal loop filter values		7:4
EN_Fout	0	Fout disabled	Fout enable		28
EN_CLKout_Global	1	Normal - CLKouts normal	Global clock output enable		27
POWERDOWN	0	Normal - Device active	Device power down	R14	26
PLL_MUX	0	Disabled	Multiplexer control for LD pin		23:20
PLL_R	10	R divider = 10	PLL R divide value		19:8
PLL_CP_GAIN	0	100 uA	Charge pump current		31:30
VCO_DIV	2	Divide by 2 VCO divide value		R15	29:26
PLL_N	760	N divider = 760	PLL N divide value		25:8

2.3.2 CLKoutX_MUX[1:0] -- Clock Output Multiplexers

These bits control the Clock Output Multiplexer for each clock output. Changing between the different modes changes the blocks in the signal path and therefore incurs a delay relative to the bypass mode. The different MUX modes and associated delays are listed below.

CLKoutX_MUX[1:0]	Mode	Added Delay Relative to Bypass Mode
0	Bypassed (default)	0 ps
1	Divided	100 ps
2	Delayed	400 ps
2	Belayed	(In addition to the programmed delay)
2	Divided and Delayed	500 ps
3	Divided and Delayed	(In addition to the programmed delay)

2.3.3 CLKoutX_DIV[7:0] -- Clock Output Dividers

These bits control the clock output divider value. In order for these dividers to be active, the respective CLKoutX_MUX (See 2.3.2) bit must be set to either "Divided" or "Divided and Delayed" mode. After all the dividers are programed, the SYNC* pin must be used to ensure that all edges of the clock outputs are aligned (See 1.7). The Clock Output Dividers follow the VCO Divider so the final clock divide for an output is VCO Divider × Clock Output Divider. By adding the divider block to the output path a fixed delay of approximately 100 ps is incurred.

The actual Clock Output Divide value is twice the binary value programmed as listed in the table below.

		Clock Output Divider value						
0	0	0	0	0	0	0	0	Invalid
0	0	0	0	0	0	0	1	2 (default)
0	0	0	0	0	0	1	0	4
0	0	0	0	0	0	1	1	6
0	0	0	0	0	1	0	0	8
0	0	0	0	0	1	0	1	10
1	1	1	1	1	1	1	1	510

2.3.4 CLKoutX_DLY[3:0] -- Clock Output Delays

These bits control the delay stages for each clock output. In order for these delays to be active, the respective CLKoutX_MUX (See 2.3.2) bit must be set to either "Delayed" or "Divided and Delayed" mode. By adding the delay block to the output path a fixed delay of approximately 400 ps is incurred in addition to the delay shown in the table below.

CLKoutX_DLY[3:0]	Delay (ps)
0	0 (default)
1	150
2	300
3	450
4	600
5	750
6	900
7	1050
8	1200
9	1350
10	1500
11	1650
12	1800
13	1950
14	2100
15	2250

2.3.5 CLKoutX_EN bit -- Clock Output Enables

These bits control whether an individual clock output is enabled or not. If the EN_CLKout_Global bit (See 2.6.4) is set to zero or if GOE pin is held low, all CLKoutX_EN bit states will be ignored and all clock outputs will be disabled. See 1.8 for more information on CLKout states.

CLKoutX_EN bit	Conditions	CLKoutX State
0	EN_CLKout_Global bit = 1	Disabled (default)
1	GOE pin = High / No Connect	Enabled

2.4 REGISTER R11

This register only has one bit and only needs to be programmed in the case that the phase detector frequency is greater than 20 MHz and digital lock detect is used. Otherwise, it is automatically defaulted to the correct values.

2.4.1 DIV4 -- High Phase Detector Frequencies and Lock Detect

This bit divides the frequency presented to the digital lock detect circuitry by 4. It is necessary to get a reliable output from the digital lock detect output in the case of a phase detector frequency frequency greater than 20 MHz.

DIV4	Digital Lock Detect Circuitry Mode					
0 Not divided; Phase Detector Frequency ≤ 20 MHz (default)						
1	Divided by 4; Phase Detector Frequency > 20 MHz					

2.5 REGISTER R13

2.5.1 VCO_C3_C4_LF[3:0] -- Value for Internal Loop Filter Capacitors C3 and C4

These bits control the capacitor values for C3 and C4 in the internal loop filter.

VCO_C3_C4_LF[3:0]	Loop Filter	Capacitors
	C3 (pF)	C4 (pF)
0	0 (default)	10 (default)
1	0	60
2	50	10
3	0	110
4	50	110
5	100	110
6	0	160
7	50	160
8	100	10
9	100	60
10	150	110
11	150	60
12 to 15	Inva	alid

2.5.2 VCO_R3_LF[2:0] -- Value for Internal Loop Filter Resistor R3

These bits control the R3 resistor value in the internal loop filter. The recommended setting for $VCO_R3_LF[2:0] = 0$ for optimum phase noise and jitter.

VCO_R3_LF[2:0]	R3 Value (kΩ)
0	Low (~600 Ω) (default)
1	10
2	20
3	30
4	40
5 to 7	Invalid

2.5.3 VCO_R4_LF[2:0] -- Value for Internal Loop Filter Resistor R4

These bits control the R4 resistor value in the internal loop filter. The recommended setting for VCO_R4_LF[2:0] = 0 for optimum phase noise and jitter.

VCO_R4_LF[2:0]	R4 Value (kΩ)
0	Low (~200 Ω) (default)
1	10
2	20
3	30
4	40
5 to 7	Invalid

2.5.4 OSCin_FREQ[7:0] -- Oscillator Input Calibration Adjustment

These bits are to be programmed to the OSCin frequency. If the OSCin frequency is not an integral multiple of 1 MHz, then round to the closest value.

OSCin_FREQ[7:0]	OSCin Frequency
1	1 MHz
2	2 MHz
10	10 MHz (default)
200	200 MHz
201 to 255	Invalid

2.6 REGISTER R14

2.6.1 PLL_R[11:0] -- R Divider Value

These bits program the PLL R Divider and are programmed in binary fashion. Any changes to PLL_R require R15 to be programmed again to active the frequency calibration routine.

	PLL_R[11:0]							PLL R Divide Value				
0	0	0	0	0	0	0	0	0	0	0	0	Invalid
0	0	0	0	0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	0	0	0	0	1	0	2
				-								
0	0	0	0	0	0	0	0	1	0	1	0	10 (default)
1	1	1	1	1	1	1	1	1	1	1	1	4095

2.6.2 PLL_MUX[3:0] -- Multiplexer Control for LD Pin

These bits set the output mode of the LD pin. The table below lists several different modes.

PLL_MUX[3:0]	Output Type	LD Pin Function			
0	Hi-Z	Disabled (default)			
1	Push-Pull	Logic High			
2	Push-Pull	Logic Low			
3	Push-Pull	Digital Lock Detect (Active High)			
4	Push-Pull	Digital Lock Detect (Active Low)			
5	Push-Pull	Analog Lock Detect			
6	Open Drain NMOS	Analog Lock Detect			
7	Open Drain PMOS	Analog Lock Detect			
8	Invalid				
9	Push-Pull	N Divider Output/2 (50% Duty Cycle)			
10	Invalid				
11	Push-Pull R Divider Output/2 (50% Duty				
12 to 15	Invalid				

2.6.3 POWERDOWN bit -- Device Power Down

This bit can power down the device. Enabling this bit powers down the entire device and all blocks, regardless of the state of any of the other bits or pins.

POWERDOWN bit	Mode
0	Normal Operation (default)
1	Entire Device Powered Down

2.6.4 EN_CLKout_Global bit -- Global Clock Output Enable

This bit overrides the individual CLKoutX_EN bits (See 2.3.5). When this bit is set to 0, all clock outputs are disabled, regardless of the state of any of the other bits or pins. See 1.8 for more information on CLKout states.

EN_CLKout_Global bit	Clock Outputs
0	All Off
1	Normal Operation (default)

2.6.5 EN_Fout bit -- Fout port enable

This bit enables the Fout pin.

EN_Fout bit	Fout Pin Status
0	Disabled (default)
1	Enabled

2.7 Register R15

Programming R15 also activates the frequency calibration routine.

2.7.1 PLL_N[17:0] -- PLL N Divider

These bits program the divide value for the PLL N Divider. The PLL N Divider follows the VCO Divider and precedes the PLL phase detector. Since the VCO Divider is also in the feedback path from the VCO to the PLL Phase Detector, the total N divide value, N_{Total} , is also influenced by the VCO Divider value. $N_{Total} = PLL$ N Divider \times VCO Divider. The VCO frequency is calculated as, $f_{VCO} = f_{OSCin} \times PLL$ N Divider \times VCO Divider / PLL R Divider. Since the PLL N divider is a pure binary counter there are no illegal divide values for PLL_N[17:0] except for 0.

PLL_N[17:0]											PLL N Divider Value							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Invalid
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	0	0	0	760 (default)
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	262143

2.7.2 VCO_DIV[3:0] -- VCO Divider

These bits program the divide value for the VCO Divider. The VCO Divider follows the VCO output and precedes the clock distribution blocks. Since the VCO Divider is in the feedback path from the VCO to the PLL phase detector the VCO Divider contributes to the total N divide value, N_{Total} . N_{Total} PLL N Divider × VCO Divider. The VCO Divider can not be bypassed. See 2.7.1 (PLL N Divider) for more information on setting the VCO frequency.

	VCO_E	VCO Divider Value		
0	0	0	0	Invalid
0	0	0	1	Invalid
0	0	1	0	2 (default)
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	Invalid
			•	
1	1	1	1	Invalid

2.7.3 PLL_CP_GAIN[1:0] -- PLL Charge Pump Gain

These bits set the charge pump gain of the PLL.

PLL_CP_GAIN[1:0]	Charge Pump Gain
0	1x (default)
1	4x
2	16x
3	32x

3.0 Application Information

3.1 SYSTEM LEVEL DIAGRAM

The following shows the LMK300xx in a typical application. In this setup the clock may be multiplied, reconditioned, and redistributed. The first and second pole of the loop filter are external. The third and fourth poles are integrated.




FIGURE 1. Typical Application

3.2 BIAS PIN

To properly use the device, bypass Bias (pin 36) with a low leakage 1 μ F capacitor connected to Vcc. This is important for low noise performance.

3.3 LDO BYPASS

To properly use the device, bypass LDObyp1 (pin 9) with a 10 µF capacitor and LDObyp2 (pin 10) with a 0.1 µF capacitor.

3.4 LOOP FILTER

The internal charge pump is directly connected to the integrated loop filter components. The first and second pole of the loop filter are externally attached as shown in *Figure 2*. When the loop filter is designed, it must be stable over the entire frequency band, meaning that the changes in K_{Vtune} from the low to high band specification will not make the loop filter unstable.




FIGURE 2. Loop Filter

3.5 CURRENT CONSUMPTION / POWER DISSIPATION CALCULATIONS

Due to the myriad of possible configurations the following table serves to provide enough information to allow the user to calculate estimated current consumption of the device. Unless otherwise noted Vcc = 3.3 V, $T_A = 25 \,^{\circ}\text{C}$.

Table 3.5 - Block	Current Consumption				
Block	Condition	Current Consumption at 3.3 V (mA)	Power Dissipated in device (mW)	Power Dissipated in LVPECL emitter resistors (mW)	
Entire device, core current	All outputs off; No LVPECL emitter resistors connected	86.0	283.8	-	
Low clock buffer (internal)	The low clock buffer is enabled anytime one of CLKout0 through CLKout3 are enabled	9	29.7	-	
High clock buffer (internal)	The high clock buffer is enabled anytime one of the CLKout4 through CLKout7 are enabled	9	29.7	-	
	Fout buffer, EN_Fout = 1	14.5	47.8	-	
	LVDS output, bypass mode	17.8	58.7	-	
Output buffers	LVPECL output, bypass mode (includes 120 Ω emitter resistors)	40	72	60	
Output bullets	LVPECL output, disabled mode (includes 120 Ω emitter resistors)	17.4	38.3	19.1	
	LVPECL output, disabled mode. No emitter resistors placed; open outputs	0	0	-	
Divide circuitry	Divide enabled, divide = 2	5.3	17.5	-	
per output	Divide enabled, divide > 2	8.5	28.0	-	
Delay circuitry	Delay enabled, delay < 8	5.8	19.1	-	
per output	Delay enabled, delay > 7	9.9	32.7	-	
Entire device	CLKout0 & CLKout4 enabled in bypass mode	161.8	474	60	

From Table 3.5 the current consumption can be calculated in any configuration. For example, the current for the entire device with 1 LVDS (CLKout0) & 1 LVPECL (CLKout4) output in bypass mode can be calculated by adding up the following blocks: core current, low clock buffer, high clock buffer, one LVDS output buffer current, and one LVPECL output buffer current. There will also be one LVPECL output drawing emitter current, but some of the power from the current draw is dissipated in the external 120 Ω resistors which doesn't add to the power dissipation budget for the device. If delays or divides are switched in, then the additional current for these stages needs to be added as well.

For power dissipated by the device, the total current entering the device is multiplied by the voltage at the device minus the power dissipated in any emitter resistors connected to any of the LVPECL outputs. If no emitter resistors are connected to the LVPECL outputs, this power will be 0 watts. For example, in the case of 1 LVDS (CLKout0) & 1 LVPECL (CLKout4) operating at 3.3 volts, we calculate $3.3 \text{ V} \times (86 + 9 + 9 + 17.8 + 40) \text{ mA} = 3.3 \text{ V} \times 161.8 \text{ mA} = 533.9 \text{ mW}$. Because the LVPECL output (CLKout4) has the emitter resistors hooked up and the power dissipated by these resistors is 60 mW, the total device power dissipation is 533.9 mW - 60 mW = 473.9 mW.

When the LVPECL output is active, ~1.9 V is the average voltage on each output as calculated from the LVPECL Voh & Vol typical specification. Therefore the power dissipated in each emitter resistor is approximately $(1.9 \text{ V})^2 / 120 \Omega = 30 \text{ mW}$. When the LVPECL output is disabled, the emitter resistor voltage is ~1.07 V. Therefore the power dissipated in each emitter resistor is approximately $(1.07 \text{ V})^2 / 120 \Omega = 9.5 \text{ mW}$.

3.6 THERMAL MANAGEMENT

Power consumption of the LMK03000/LMK03000C/LMK03001/LMK03001C devices can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, as an estimate, T_A (ambient temperature) plus device power consumption times θ_{JA} should not exceed 125 °C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package. A recommended land and via pattern is shown in *Figure 3*. More information on soldering LLP packages can be obtained at www.national.com.





FIGURE 3. Recommended Land and Via Pattern

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in *Figure 3* should connect these top and bottom copper layers and to the ground layer. These vias act as "heat pipes" to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.

Physical Dimensions inches (millimeters) unless otherwise noted



Ordering Information

Order Number	Package	Packing	VCO Version	Performance	LVDS	LVPECL
	Marking			Grade	Outputs	Outputs
LMK03000ISQ	K03000 I	250 Unit Tape and Reel	1.24 GHz	800 fs	3	5
LMK03000ISQX	K03000 I	2500 Unit Tape and Reel	1.24 GHz	800 fs	3	5
LMK03001ISQ	K03001 I	250 Unit Tape and Reel	1.52 GHz	800 fs	3	5
LMK03001ISQX	K03001 I	2500 Unit Tape and Reel	1.52 GHz	800 fs	3	5
LMK03000CISQ	K03000CI	250 Unit Tape and Reel	1.24 GHz	400 fs	3	5
LMK03000CISQX	K03000CI	2500 Unit Tape and Reel	1.24 GHz	400 fs	3	5
LMK03001CISQ	K03001CI	250 Unit Tape and Reel	1.52 GHz	400 fs	3	5
LMK03001CISQX	K03001CI	2500 Unit Tape and Reel	1.52 GHz	400 fs	3	5

LMK03000/LMK03000C/LMK03001/LMK03001C

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright@ 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email:

Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560