# 2.5V / 3.3V 1:2 Differential CML Fanout Buffer

# Multi-Level Inputs w/ Internal Termination

### **Description**

The NB6L11M is a differential 1:2 CML fanout buffer. The differential inputs incorporate internal 50  $\Omega$  termination resistors that are accessed through the V<sub>T</sub> pins and will accept LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels.

The  $V_{REFAC}$  pin is an internally generated voltage supply available to this device only.  $V_{REFAC}$  is used as a reference voltage for single-ended PECL or NECL inputs. For all single-ended input conditions, the unused complementary differential input is connected to  $V_{REFAC}$  as a switching reference voltage.  $V_{REFAC}$  may also rebias capacitor-coupled inputs. When used, decouple  $V_{REFAC}$  with a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{REFAC}$  output should be left open.

The device is housed in a small 3x3 mm 16 pin QFN package. The NB6L11M is a member of the ECLinPS MAX<sup>TM</sup> family of high performance clock products.

### **Features**

- Maximum Input Clock Frequency > 4 GHz, Typical
- 225 ps Typical Propagation Delay
- 70 ps Typical Rise and Fall Times
- 0.5 ps maximum RMS Clock Jitter
- Differential CML Outputs, 380 mV peak-to-peak, typical
- LVPECL Operating Range:  $V_{CC} = 2.375 \text{ V}$  to 3.63 V with  $V_{EE} = 0 \text{ V}$
- NECL Operating Range:  $V_{CC} = 0 \text{ V}$  with  $V_{EE} = -2.375 \text{ V}$  to -3.63 V
- Internal Input Termination Resistors, 50  $\Omega$
- VREFAC Reference Output
- Functionally Compatible with Existing 2.5 V / 3.3V LVEL, LVEP, EP, and SG Devices
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices



### ON Semiconductor®

http://onsemi.com

# QFN-16 MN SUFFIX CASE 485G MARKING DIAGRAM\* 16 NB6L 11M ALYW-

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week • Pb-Free Package

(Note: Microdot may be in either location)

<sup>\*</sup>For additional marking information, refer to Application Note AND8002/D.




Figure 1. Simplified Logic Diagram

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.




Figure 2. Pin Configuration (Top View)

### **Table 1. PIN DESCRIPTION**

| Pin | Name               | I/O                                       | Description  |  |
|-----|--------------------|---|--|--|
| 1   | VTD                | -   | Internal 50 $\Omega$ Termination Pin for D input.  |  |
| 2   | D                  | ECL, CML,<br>LVCMOS, LVDS,<br>LVTTL Input | Noninverted Differential Input. Note 1. Internal 50 $\Omega$ Resistor to Termination Pin, VTD.   |  |
| 3   | D                  | ECL, CML,<br>LVCMOS, LVDS,<br>LVTTL Input | Inverted Differential Input. Note 1. Internal 50 $\Omega$ Resistor to Termination Pin, $\overline{\text{VTD}}$ .   |  |
| 4   | VTD                | -   | Internal 50 $\Omega$ Termination Pin for $\overline{\mathbf{D}}$ input.  |  |
| 5   | V <sub>CC</sub>    | -   | Positive Supply Voltage  |  |
| 6   | V <sub>REFAC</sub> |   | Output Reference Voltage for direct or capacitor coupled inputs  |  |
| 7   | V <sub>EE</sub>    | -   | Negative Supply Voltage  |  |
| 8   | V <sub>CC</sub>    | -   | Positive Supply Voltage  |  |
| 9   | Q1                 | CML Output                                | Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}$ .   |  |
| 10  | Q1                 | CML Output                                | Noninverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .   |  |
| 11  | Q0                 | CML Output                                | Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}$ .   |  |
| 12  | Q0                 | CML Output                                | Noninverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to $V_{CC}$ .  |  |
| 13  | V <sub>CC</sub>    | -   | Positive Supply Voltage  |  |
| 14  | V <sub>EE</sub>    | -   | Negative Supply Voltage  |  |
| 15  | V <sub>EE</sub>    | -   | Negative Supply Voltage  |  |
| 16  | V <sub>CC</sub>    | -   | Positive Supply Voltage  |  |
| -   | EP                 | -   | The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is not electrically connected to the die, but is recommended to be electrically and thermally connected to VEE on the PC board. |  |

In the differential configuration when the input termination pins (VTD, VTD) are connected to a common termination voltage or left open, and if no signal is applied on  $D/\overline{D}$  input, then, the device will be susceptible to self-oscillation. 2. All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to a power supply for proper operation.

**Table 2. ATTRIBUTES** 

| Charae                     | Value                             |                  |
|----------------------------|-----------------------------------|------------------|
| ESD Protection             | Human Body Model<br>Machine Model | > 2 kV<br>> 200V |
| Moisture Sensitivity       | Level 1                           |                  |
| Flammability Rating        | UL 94 V-0 @ 0.125 in              |                  |
| Transistor Count           |                                   |                  |
| Meets or exceeds JEDEC Spe |                                   |                  |

For additional information, see Application Note AND8003/D.

**Table 3. MAXIMUM RATINGS** 

| Symbol              | Parameter  | Condition 1                                    | Condition 2   | Rating                            | Unit         |
|---------------------|--|--|---|-----------------------------------|--------------|
| V <sub>CC</sub>     | Positive Power Supply  | V <sub>EE</sub> = 0 V                          |   | 4.0                               | V            |
| V <sub>EE</sub>     | Negative Power Supply  | V <sub>CC</sub> = 0 V                          |   | -4.0                              | V            |
| V <sub>IO</sub>     | Positive Input/Output Voltage<br>Negative Input/Output Voltage | V <sub>EE</sub> = 0 V<br>V <sub>CC</sub> = 0 V | $ \begin{array}{l} -0.5  \leq  V_{IO}  \leq  V_{CC} + 0.5 \\ +0.5  \leq  V_{IO}  \leq  V_{EE} - 0.5 \end{array} $ | 4.0<br>-4.0                       | V<br>V       |
| V <sub>INPP</sub>   | Differential Input Voltage  D - D                              |  |   | V <sub>CC</sub> - V <sub>EE</sub> | V            |
| I <sub>IN</sub>     | Input Current Through R <sub>T</sub> (50 Ω Resistor)           | Static<br>Surge                                |   | 45<br>80                          | mA<br>mA     |
| I <sub>OUT</sub>    | Output Current (CML Output)                                    | Continuous<br>Surge                            |   | 25<br>50                          | mA<br>mA     |
| I <sub>VREFAC</sub> | VREFAC Sink/Source Current                                     |  |   | ± 0.5                             | mA           |
| T <sub>A</sub>      | Operating Temperature Range                                    | 16 QFN   |   | -40 to +85                        | °C           |
| T <sub>stg</sub>    | Storage Temperature Range                                      |  |   | -65 to +150                       | °C           |
| $\theta_{JA}$       | Thermal Resistance (Junction-to-Ambient) (Note 3)              | 0 lfmp<br>500 lfmp                             | QFN-16<br>QFN-16  | 42<br>35                          | °C/W<br>°C/W |
| $\theta_{\sf JC}$   | Thermal Resistance (Junction-to-Case)                          | (Note 3)                                       | QFN-16  | 4                                 | °C/W         |
| T <sub>sol</sub>    | Wave Solder Pb-Free  |  |   | 265                               | °C           |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

<sup>3.</sup> JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS, Multi-Level Inputs  $V_{CC}$  = 2.375 V to 3.63 V,  $V_{EE}$  = 0 V, or  $V_{CC}$  = 0 V,  $V_{EE}$  = -2.375 V to 3.63 V,  $V_{CC}$  = 0  $-3.63 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ 

| Symbol             | Characteristic  | Min                                   | Тур                                   | Max                                   | Unit |
|--------------------|---|---------------------------------------|---------------------------------------|---------------------------------------|------|
| POWER S            | SUPPLY CURRENT  |                                       |                                       |                                       |      |
| Icc                | Power Supply Current (Inputs and Outputs Open)  | 45                                    | 60                                    | 75                                    | mA   |
| CML OUT            | PUTS (Notes 4 and 5)  |                                       |                                       |                                       |      |
| V <sub>OH</sub>    | Output HIGH Voltage $ \begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \end{array} $ | V <sub>CC</sub> - 40<br>3260<br>2460  | V <sub>CC</sub> - 10<br>3290<br>2490  | V <sub>CC</sub><br>3300<br>2500       | mV   |
| V <sub>OL</sub>    | Output LOW Voltage  | V <sub>CC</sub> - 500<br>2800<br>2000 | V <sub>CC</sub> - 400<br>2900<br>2100 | V <sub>CC</sub> - 300<br>3000<br>2200 | mV   |
| DIFFERE            | NTIAL INPUT DRIVEN SINGLE-ENDED (see Figures 4 and 5) (Note 6)                            |                                       |                                       |                                       |      |
| V <sub>th</sub>    | Input Threshold Reference Voltage Range (Note 7)  | 1125                                  |                                       | V <sub>CC</sub> - 75                  | mV   |
| V <sub>IH</sub>    | Single-ended Input HIGH Voltage   | V <sub>th</sub> + 75                  |                                       | V <sub>CC</sub>                       | mV   |
| V <sub>IL</sub>    | Single-ended Input LOW Voltage  | $V_{EE}$                              |                                       | V <sub>th</sub> - 75                  | mV   |
| V <sub>ISE</sub>   | Single-ended Input Voltage Amplitude (V <sub>IH</sub> - V <sub>IL</sub> )                 | 150                                   |                                       | 2800                                  | mV   |
| VREFAC             |   |                                       |                                       |                                       |      |
| V <sub>REFAC</sub> | Output Reference Voltage (V <sub>CC</sub> ≥ 2.5 V)  | V <sub>CC</sub> –<br>1525             | V <sub>CC</sub> –<br>1425             | V <sub>CC</sub> –<br>1325             | mV   |
| DIFFERE            | NTIAL INPUTS DRIVEN DIFFERENTIALLY (see Figures 6, 7 and 8) (No.                          | ote 8)                                |                                       |                                       |      |
| V <sub>IHD</sub>   | Differential Input HIGH Voltage   | V <sub>EE</sub> + 1200                |                                       | V <sub>CC</sub>                       | mV   |
| $V_{ILD}$          | Differential Input LOW Voltage  | V <sub>EE</sub>                       |                                       | V <sub>CC</sub> - 100                 | mV   |
| $V_{ID}$           | Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )                         | V <sub>EE</sub> + 100                 |                                       | V <sub>CC</sub> - V <sub>EE</sub>     | mV   |
| V <sub>CMR</sub>   | Input Common Mode Range (Differential Configuration) (Note 9)                             | V <sub>EE</sub> + 950                 |                                       | V <sub>CC</sub> - 50                  | mV   |
| I <sub>IH</sub>    | Input HIGH Current D / D, (VTD/VTD Open)  | -150                                  |                                       | 150                                   | uA   |
| I <sub>IL</sub>    | Input LOW Current D / D, (VTD/VTD Open)   | -150                                  |                                       | 150                                   | uA   |
| TERMINA            | TION RESISTORS  |                                       |                                       |                                       |      |
| R <sub>TIN</sub>   | Internal Input Termination Resistor   | 40                                    | 50                                    | 60                                    | Ω    |
| R <sub>TOUT</sub>  | Internal Output Termination Resistor  | 40                                    | 50                                    | 60                                    | Ω    |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 4. CML outputs loaded with 50  $\Omega$  to V<sub>CC</sub> for proper operation. 5. Input and output parameters vary 1:1 with V<sub>CC</sub>.
- 6. V<sub>th</sub>, V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>ISE</sub> parameters must be complied with simultaneously.
- 7. V<sub>th</sub> is applied to the complementary input when operating in single-ended mode.
- V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.
   V<sub>CMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>CMR</sub> maximum varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the most positive side of the differential input signal.

**Table 5. AC CHARACTERISTICS**  $V_{CC} = 2.375 \text{ V}$  to 3.63 V,  $V_{EE} = 0 \text{ V}$ , or  $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -2.375 \text{ V}$  to -3.63 V,  $V_{A} = -40 ^{\circ}\text{C}$  to +85°C; (Note 10)

| Symbol                           | Characteristic  |   |                   | Тур               | Max            | Unit |
|----------------------------------|---|---|-------------------|-------------------|----------------|------|
| V <sub>OUTPP</sub>               | Output Voltage Amplitude (@ V <sub>INPP(MIN)</sub> (Note 15) (See Figure 9)     | $\begin{aligned} &f_{in} \leq 3.0 \text{GHz} \\ &f_{in} \leq 3.5 \text{ GHz} \\ &f_{in} \leq 4.0 \text{ GHz} \end{aligned}$ | 230<br>190<br>150 | 380<br>320<br>270 |                | mV   |
| t <sub>PD</sub>                  | Propagation Delay   | D to Q  | 175               | 225               | 325            | ps   |
| t <sub>SKEW</sub>                | Duty Cycle Skew (Note 11) Within Device Skew Device to Device Skew (Note 12)    |   |                   | 5.0<br>3.0        | 15<br>15<br>80 | ps   |
| t <sub>DC</sub>                  | Output Clock Duty Cycle (Reference Duty Cycle = 50%)                            | f <sub>in</sub> ≤ 4.0GHz  | 40                | 50                | 60             | %    |
| UITTER                           | RMS Random Clock Jitter (Note 13)  Peak-to-Peak Data Dependent Jitter (Note 14) | $f_{in} \le 4GHz$<br>$f_{in} \le 4Gb/s$   |                   | 0.2<br>40         | 0.5            | ps   |
| V <sub>INPP</sub>                | Input Voltage Swing/Sensitivity<br>(Differential Configuration) (Note 15)       |   | 150               |                   | 2800           | mV   |
| t <sub>r</sub><br>t <sub>f</sub> | Output Rise/Fall Times @ 0.5 GHz (20% - 80%)                                    | Q, $\overline{Q}$   |                   | 70                | 120            | ps   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>10.</sup> Measured by forcing  $V_{INPP}$  (MIN) from a 50% duty cycle clock source. All loading with an external  $R_L$  = 50  $\Omega$  to  $V_{CC}$ . Input edge rates 40 ps (20% – 80%).

<sup>11.</sup> Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw- and Tpw+ @ 0.5GHz.

<sup>12.</sup> Device to device skew is measured between outputs under identical transition @ 0.5 GHz.

<sup>13.</sup> Additive RMS jitter with 50% duty cycle clock signal.

<sup>14.</sup> Additive peak-to-peak data dependent jitter with input NRZ data at PRBS23.

<sup>15.</sup> Input and output voltage swing is a single-ended measurement operating in differential mode.




Figure 3. Input Structure




Figure 4. Differential Input Driven Single-Ended




Figure 5. V<sub>th</sub> Diagram




Figure 6. Differential Inputs Driven Differentially




Figure 7. Differential Inputs Driven Differentially




Figure 8. V<sub>CMR</sub> Diagram





Figure 9. AC Reference Measurement






Figure 10. LVPECL Interface

Figure 11. LVDS Interface




Figure 12. Standard 50  $\Omega$  Load CML Interface




Figure 13. Capacitor–Coupled Differential Interface ( $V_T/\overline{V_T}$  Connected to  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu F$  Capacitor)






Figure 14. Capacitor–Coupled Single–Ended Interface ( $V_T/\overline{V_T}$  Connected to  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu F$  Capacitor)




Figure 16. CML Output Structure





Figure 17. Typical CML Termination for Output Driver and Device Evaluation

### **ORDERING INFORMATION**

| Device       | Package          | Shipping <sup>†</sup> |  |
|--------------|------------------|-----------------------|--|
| NB6L11MMNG   | QFN-16 (Pb-free) | 123 Units / Rail      |  |
| NB6L11MMNR2G | QFN-16 (Pb-free) | 3000 / Tape & Reel    |  |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### PACKAGE DIMENSIONS



<del>----</del>

SIDE VIEW

16

16X **b** 

CAB

16 X \arr 0.08

16X L

16X K

0.10

0.05 С NOTE 3

C

### 16 PIN QFN **MN SUFFIX** CASE 485G-01 **ISSUE C**

SEATING PLANE

С

EXPOSED PAD

E2

е 12

### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


  2. CONTROLLING DIMENSION: MILLIMETERS.

  3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

  Lmax CONDITION CAN NOT VIOLATE 0.2 MM
- MINIMUM SPACING BETWEEN LEAD TIP

|     | MILLIMETERS          |      |  |  |
|-----|----------------------|------|--|--|
| DIM | MIN                  | MAX  |  |  |
| Α   | 0.80                 | 1.00 |  |  |
| A1  | 0.00                 | 0.05 |  |  |
| A3  | 0.20 REF             |      |  |  |
| b   | 0.18                 | 0.30 |  |  |
| D   | 3.00 BSC             |      |  |  |
| D2  | 1.65                 | 1.85 |  |  |
| E   | 3.00 BSC             |      |  |  |
| E2  | 1.65                 | 1.85 |  |  |
| е   | 0.50 BSC<br>0.18 TYP |      |  |  |
| K   |                      |      |  |  |
| L   | 0.30                 | 0.50 |  |  |

### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### ECLinPS MAX is a trademark of Semiconductor Components Industries, LLC (SCILLC).

13

**BOTTOM VIEW** 

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P .O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.con

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative

NB6L11M/D