## 6-Channel Clock Driver

The EL5001 is a 6-channel level shifting driver designed primarily for use as a clock driver in LTPS LCD displays. The EL5001 buffers and level shifts six logic level input signals. The six channels are grouped in to two sets, one of two channels and one of four channels. Each set can be configured in the inverting or non-inverting modes. Operating from 3.3V input logic, the output swing is set using two reference input pins. These pins can be up to 18 V differential and are not buffered, so should therefore be bypassed effectively.

The EL5001 is designed to drive capacitive loads of 500 pF with rise and fall times of just 20 ns . A three-state pin is provided to set all outputs in to a high impedance mode. The ENABLE pin can be used to put the device in to a power save mode where the power consumption drops to just $3 \mu \mathrm{~A}$.

The EL5001 is available in 20 -pin QFN ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) and HTSSOP packages. Both are specified for operation over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Ordering Information

| PART NUMBER | PACKAGE | TAPE \& REEL | PKG. DWG. \# |
| :---: | :---: | :---: | :---: |
| EL5001IL | $\begin{gathered} 20-\mathrm{Pin} \text { QFN } \\ (4 \mathrm{~mm} \times 4 \mathrm{~mm}) \end{gathered}$ | - | MDP0046 |
| EL50011L-T7 | $\begin{aligned} & \text { 20-Pin QFN } \\ & (4 \mathrm{~mm} \times 4 \mathrm{~mm}) \end{aligned}$ | 7" | MDP0046 |
| EL5001IL-T13 | $\begin{gathered} \text { 20-Pin QFN } \\ (4 \mathrm{~mm} \times 4 \mathrm{~mm}) \end{gathered}$ | 13 " | MDP0046 |
| EL5001ILZ <br> (See Note) | $\begin{gathered} \text { 20-Pin QFN } \\ (4 \mathrm{~mm} \times 4 \mathrm{~mm}) \\ (\text { Pb-Free }) \end{gathered}$ | - | MDP0046 |
| $\begin{aligned} & \text { EL5001ILZ-T7 } \\ & \text { (See Note) } \end{aligned}$ | $\begin{aligned} & \text { 20-Pin QFN } \\ & (4 \mathrm{~mm} \times 4 \mathrm{~mm}) \\ & (\text { Pb-Free }) \end{aligned}$ | 7" | MDP0046 |
| EL5001ILZ-T13 <br> (See Note) | $\begin{aligned} & \text { 20-Pin QFN } \\ & (4 \mathrm{~mm} \times 4 \mathrm{~mm}) \\ & (\text { Pb-Free }) \end{aligned}$ | 13 " | MDP0046 |

## Features

- SIx inverting/non-inverting channels
- 3.3V input logic
- 18 V output
- $250 \mu \mathrm{~A}$ typical supply current
- Drives up to 500pF
- $\mathrm{T}_{\mathrm{R}} / \mathrm{T}_{\mathrm{F}}=35 \mathrm{~ns} \max$
- Disable function
- 20-pin QFN ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) and HTSSOP packages
- Pb-free available (RoHS compliant)


## Applications

- LTPS LCD clock drivers
- CCD driving
- Level shifters

| PART NUMBER | PACKAGE |  <br> REEL | PKG. DWG. \# |
| :--- | :---: | :---: | :---: |
| EL5001IRE | 20-Pin <br> HTSSOP | - | MDP0048 |
| EL5001IRE-T7 | 20-Pin <br> HTSSOP | 7 " | MDP0048 |
| EL5001IRE-T13 | 20-Pin <br> HTSSOP | $13^{\prime \prime}$ | MDP0048 |
| EL5001IREZ <br> (See Note) | 20-Pin <br> HTSSOP <br> (Pb-Free) | - | MDP0048 |
| EL5001IREZ-T7 <br> (See Note) | 20-Pin <br> HTSSOP <br> (Pb-Free) | $7 "$ | MDP0048 |
| EL5001IREZ-T13 <br> (See Note) | 20-Pin <br> HTSSOP <br> (Pb-Free) | $13 "$ | MDP0048 |

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020C.

## Pinouts



EL5001
(20-PIN HSSOP)
TOP VIEW


Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )
Supply Voltage between $V_{\text {SD }}$ and GND . . . . . . . . . . . . . . . . . . . 18 V
Maximum Continuous Output Current . . . . . . . . . . . . . . . . . . . 50mA
Ambient Operating Temperature . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Maximum Die Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . $+125^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\quad \mathrm{V}_{\mathrm{H}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=-5 \mathrm{~V}, \mathrm{EN}=3 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| Is | Supply Current | $\mathrm{EN}=3 \mathrm{~V}, \mathrm{IN}_{\mathrm{X}}=0 \mathrm{~V}$ |  | 750 | 1200 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{EN}=3 \mathrm{~V}, \mathrm{IN}_{\mathrm{X}}=3 \mathrm{~V}$ |  | 250 | 500 | $\mu \mathrm{A}$ |
| IS_DIS | Supply Current - Disabled | $\mathrm{EN}=0 \mathrm{~V}, \mathrm{IN}_{\mathrm{X}}=0 \mathrm{~V}$ |  | 3 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {LR }}$ | $V_{L}$ Range |  | -13 |  | 0 | V |
| $\mathrm{V}_{\mathrm{HR}}$ | $\mathrm{V}_{\mathrm{H}}$ Range |  | 5 |  | 18 | V |
| $\mathrm{V}_{\mathrm{H}}-\mathrm{V}_{\mathrm{L}}$ | Maximum $\mathrm{V}_{\mathrm{H}}-\mathrm{V}_{\mathrm{L}}$ Range |  | 0 |  | 18 | V |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic '1' Input Voltage |  | 2.0 |  |  | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logic '1' Input Current |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Logic '0' Input Voltage |  |  |  | 0.8 | V |
| IIL | Logic '0' Input Current |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3.5 |  | pF |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance |  |  | 50 |  | $\mathrm{M} \Omega$ |

OUTPUT

| $V_{\mathrm{OH}}$ | $\mathrm{V}_{\text {OUTL }}$ High | $\mathrm{IN}_{\mathrm{X}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}$ | 9.80 | 9.88 | V |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | $\mathrm{V}_{\text {OUTL }}$ Low | $\mathrm{IN}_{\mathrm{X}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=-10 \mathrm{~mA}$ | -4.90 | -4.88 |  |
| $\mathrm{R}_{\mathrm{OH}}$ | On Resistance $\mathrm{V}_{\mathrm{H}}$ to OUT | $\mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA}$ | V |  |  |
| $\mathrm{R}_{\mathrm{OL}}$ | On Resistance $\mathrm{V}_{\mathrm{L}}$ to OUT | $\mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA}$ | 11 | 15 |  |
| IPEAK | Peak Output Current |  | $\Omega$ |  |  |
| $\mathrm{I}_{\mathrm{L}}$ | Out Leakage Current |  | 11 | 15 | $\Omega$ |

SWITCHING CHARACTERISTICS

| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | $C_{L}=500 \mathrm{pF}$ |  | 20 | 35 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $C_{L}=500 \mathrm{pF}$ |  | 20 | 35 | ns |
| $t_{\text {RFD }}$ | $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ Matching | $C_{L}=500 \mathrm{pF}$ |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{D}}{ }^{+}$ | Turn On Delay | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 55 |  | ns |
| $t^{\text {- }}$ | Turn Off Delay | $C_{L}=500 \mathrm{pF}$ |  | 55 |  | ns |
| ${ }^{\text {D D }}$ | $\mathrm{t}_{\mathrm{D}^{+}, \mathrm{t}_{\mathrm{D}^{-}} \text {, Matching }}$ | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 5 |  | ns |
| $t_{\text {EN }}$ | Enable Time |  | 9.8 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {L DIS }}$ | Disable Time |  | 2.2 |  |  | $\mu \mathrm{s}$ |

## Typical Performance Curves



FIGURE 1. RISE TIME OUTPUT 6VP-P


FIGURE 3. RISE TIME OUTPUT $12 \mathrm{~V}_{\text {P-P }}$


FIGURE 5. RISE TIME OUTPUT $5 V_{\text {P-P }}$


FIGURE 2. FALL TIME OUTPUT $6 V_{\text {P-P }}$


FIGURE 4. FALL TIME OUTPUT $12 V_{\text {P-P }}$


FIGURE 6. FALL TIME OUTPUT $5 V_{\text {P-P }}$

## Typical Performance Curves (Continued)



FIGURE 7. DISABLE RESPONSE


FIGURE 9. TURN-OFF (TRI)


FIGURE 11. ENABLE/DISABLE THRESHOLD


FIGURE 8. ENABLE RESPONSE


FIGURE 10. TURN-ON (TRI)


FIGURE 12. PROPAGATION DELAY

## Typical Performance Curves (Continued)



FIGURE 13. SKEW


FIGURE 15. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


FIGURE 17. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


FIGURE 14. INPUT CURRENT vs VOLTAGE


FIGURE 16. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


FIGURE 18. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## EL5001 Test Board Circuit Layout



## Block Diagram



## Applications Information

The EL5001, a six channel high performance buffer, is directed primarily as a clock driver to LPTS LCD display applications. The six input channels are grouped into one group of four inputs and one group of two inputs each with a single pin (INV1 or INV2) to toggle the polarity from inverting to non-inverting. Each channel consists of a single N channel low side driver and single P-channel high side driver. These $11 \Omega$ devices pull the output to either the high or low voltage on $V_{H}$ and $V_{L}$ respectively, depending on the logic input signal.

A common 3-state pin is available that when activated will pull all 6-channel outputs to the high impedance state. Enable and disable pins turn shutdown both inputs and outputs. Timing plots for 3 -state, enable, and disable functions are included in the characterization documentation.

The EL5001 is available in either a 20 -pin HTSSOP or QFN ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) packages to provide a choice for power dissipation considerations.

## Supply Voltage and Input Compatibility

The EL5001 is designed to operate at a maximum potential range from 0 V to 18 V . Because the EL5001 does not contain a true analog switch, the positive supply must always be 4 V higher than the negative supply.
All input pins are compatible with both 3 V and 5 V CMOS signals. With the positive supply set to $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ the EL5001 is compatible with TTL inputs.

## Power Supply Bypassing

Due to the high switching currents generated by the EL5001 power supply bypassing is very important on both the positive and negative supplies. A $4.7 \mu \mathrm{~F}$ tantalum capacitor can be used in parallel with a $0.1 \mu \mathrm{~F}$ low-inductance ceramic MLC capacitor. As with all bypass components, these should be placed as close as possible to the supply pins. We also recommend the $V_{L}$ and $V_{H}$ pins have some level of bypassing especially when the device is driving highly capacitive loads.

## Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the EL5001 drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below $\mathrm{T}_{\mathrm{JMAX}}\left(125^{\circ} \mathrm{C}\right)$. It is necessary to calculate the power dissipation for a given application prior to selecting package type.
Power dissipation may be calculated:

$$
\mathrm{PD}=\left(\mathrm{V}_{\mathrm{S}} \times \mathrm{I}_{\mathrm{S}}\right)+\sum_{1}^{4} \times\left(\mathrm{C}_{\text {INT }} \times \mathrm{V}_{\mathrm{S}}{ }^{2} \times \mathrm{f}\right)+\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{OUT}}{ }^{2} \times \mathrm{f}\right)
$$

where:

$$
\begin{aligned}
& \left.\mathrm{V}_{\mathrm{S}}=\text { Total power supply to the EL5001 (from } \mathrm{V}_{\mathrm{S}^{+}} \text {to } \mathrm{V}_{\mathrm{S}^{-}}\right) \\
& \mathrm{V}_{\text {OUT }}=\text { Swing on the output }\left(\mathrm{V}_{\mathrm{H}}-\mathrm{V}_{\mathrm{L}}\right) \\
& \mathrm{C}_{\mathrm{L}}=\text { Load capacitance } \\
& \left.\mathrm{C}_{\text {INT }}=\text { Internal load capacitance ( } 80 \mathrm{pF} \text { max }\right) \\
& \mathrm{I}_{\mathrm{S}}=\text { Quiescent supply current (3mA max) } \\
& \mathrm{f}=\text { Frequency }
\end{aligned}
$$

Having obtained the application's power dissipation, the maximum junction temperature can be calculated:
$T_{J M A X}=T_{M A X}+\Theta_{J A} \times P D$
where:
$\mathrm{T}_{\mathrm{JMAX}}=$ Maximum junction temperature $\left(125^{\circ} \mathrm{C}\right)$
$\mathrm{T}_{\text {MAX }}=$ Maximum ambient operating temperature
PD = Power dissipation calculated above
$\theta_{\mathrm{JA}}=$ Thermal resistance, junction to ambient, of the application (package + PCB combination)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

