

Low Skew CMOS PLL Clock Drivers With Power-Down/Power-up Feature

MC88920

The MC88920 Clock Driver utilizes phase–locked loop technology to lock its low skew outputs' frequency and phase onto an input reference clock. It is designed to provide clock distribution for CISC microprocessor or single processor RISC systems. The RST_IN/RST_OUT(LOCK) pins provide a processor reset function designed specifically for the MC68/EC/LC030/040 microprocessor family.

The PLL allows the high current, low skew outputs to lock onto a single clock input and distribute it with essentially zero delay to multiple locations on a board. The PLL also allows the MC88920 to multiply a low frequency input clock and distribute it locally at a higher (2X) system frequency.

- 2X_Q Output Meets All Requirements of the 20 and 25MHz 68040 Microprocessor PCLK Input Specifications
- Three Outputs (Q0–Q2) With Output–Output Skew <500ps and Six Outputs Total (Q0–Q2, Q3, 2X_Q,) With <1ns Skew Each Being Phase and Frequency Locked to the SYNC Input
- The Phase Variation From Part-to-Part Between SYNC and the 'Q'
 Outputs Is Less Than 600ps (Derived From the TpD Specification,
 Which Defines the Part-to-Part Skew)
- SYNC Input Frequency Range From 5MHZ to 2X_Q F_{Max}/4
- Additional Outputs Available at 2X and ÷2 the System 'Q' Frequency.
 Also a Q (180° Phase Shift) Output Available.
- All Outputs Have ±36mA Drive (Equal High and Low) CMOS Levels. Can Drive Either CMOS or TTL Inputs. All Inputs Are TTL-Level Compatible
- Test Mode Pin (PLL_EN) Provided for Low Frequency Testing
- Special Power–Down Mode With 2X_Q, Q0, and Q1 Being Reset (With MR), and Other Outputs Remain Running. 2X_Q, Q0 and Q1 Are Guaranteed to Be in Lock 3 Clock Cycles After MR Is Negated

Three 'Q' outputs (Q0–Q2) are provided with less than 500ps skew between their rising edges. The Q3 output is inverted (180° phase shift) from the 'Q' outputs. A 2X_Q output runs at twice the 'Q' output frequency. The 2X_Q output is ideal for 68040 systems which require a 2X processor clock input, and it meets the tight duty cycle spec of the 20 and 25MHz 68040. The Q/2 output runs at 1/2 the 'Q' frequency. This output is fed back internally, providing a fixed 2X multiplication from the 'Q' outputs to the SYNC input. Since the feedback is done internally (no external feedback pin is provided) the input/output frequency relationships are fixed.

In normal phase–locked operation the PLL_EN pin is held high. Pulling the PLL_EN pin low disables the VCO and puts the 88920 in a static 'test mode'. In this mode there is no frequency limitation on the input clock, which is necessary for a low frequency board test environment.

The RST_OUT(LOCK) pin doubles as a phase–lock indicator. When the RST_IN pin is <u>held high</u> the open drain RST_OUT pin will be pulled actively low until phase–lock is achieved. When phase–lock occurs, the RST_OUT(LOCK) is released and a <u>pull-up resistor</u> will pull the signal high. To give a processor reset signal, the RST_IN pin is toggled low, and the RST_OUT(LOCK) pin will stay low for 1024 cycles of the 'Q' output frequency after the RST_IN pin is brought back high.

Description of the RST_IN/RST_OUT(LOCK) Functionality

The RST_IN and RST_OUT(LOCK) pins provide a 68030/040 processor reset function, with the RST_OUT pin also acting as a lock indicator. If the RST_IN pin is held high during system power—up, the RST_OUT pin will be in the low state until steady state phase/frequency lock to the input reference is achieved. 1024 'Q' output cycles after phase—lock is achieved the RST_OUT(LOCK) pin will go into a high impedance state, allowing it to be pulled high by an external pull—up resistor (see the AC/DC_specs for the characteristics of the RST_OUT(LOCK) pin). If the RST_IN pin is held low during power—up, the RST_OUT(LOCK) pin will remain low.


LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature



Power-Down Mode Functionality

The MC88920 has a special feature designed in to allow the processor clock inputs to be reset for total processor power–down, and then to return to phase–locked operation very quickly when the processor is powered–up again.

The MR pin resets outputs 2X_Q, Q0 and Q1 only leaving the other outputs operational for other system activity. When MR is negated, all outputs will be operating normally within 3 clock cycles.



Pinout: 20-Lead Wide SOIC Package (Top View)

Description of the RST_IN/RST_OUT(LOCK) Functionality (continued)

After the system start–up is complete and the 88920 is phase–locked to the SYNC input signal (RST_OUT high), the processor reset functionality can be utilized. When the RST_IN_pin is toggled low (min. pulse width=10nS), RST_OUT(LOCK) will go to the low state and remain there for 1024 cycles of the 'Q' output frequency (512 SYNC cycles). During the time in which the RST_OUT(LOCK) is actively pulled low, all the 88920 clock outputs will continue operating correctly and in a locked condition to the SYNC input (clock signals to the 68030/040 family of processors must continue while the processor is in reset). A propagation delay after the 1024th cycle RST_OUT(LOCK) goes back to the high impedance state to be pulled high by the resistor.

Power Supply Ramp Rate Restriction for Correct 030/040 Processor Reset Operation During System Start-up

Because the RST_OUT(LOCK) pin is an indicator of

phase–lock to the reference source, some constraints must be placed on the power supply ramp rate to make sure the RST_OUT(LOCK) signal holds the processor in reset during system start–up (power–up). With the recommended loop filter values (see Figure 7) the lock time is approximately 10ms. The phase–lock loop will begin attempting to lock to a reference source (if it is present) when VCC reaches 2V. If the VCC ramp rate is significantly slower than 10ms, then the PLL could lock to the reference source, causing RST_OUT(LOCK) to go high before the 88920 and '030/040 processor is fully powered up, violating the processor reset specification. Therefore, if it is necessary for the RST_IN pin to be held high during power–up, the VCC ramp rate must be less than 10mS for proper '030/040 reset operation.

This ramp rate restriction can be ignored if the RST_IN pin can be held low during system start—up (which holds RST_OUT low). The RST_OUT(LOCK) pin will then be pulled back high 1024 cycles after the RST_IN pin goes high.

CAPACITANCE AND POWER SPECIFICATIONS

Symbol	Parameter	Value Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	40	pF	V _{CC} = 5.0V
PD ₁	Power Dissipation at 33MHz With 50Ω Thevenin Termination	15mW/Output 90mW/Device	mW	V _{CC} = 5.0V T = 25°C
PD ₂	Power Dissipation at 33MHz With 50Ω Parallel Termination to GND	37.5mW/Output 225mW/Device	mW	V _{CC} = 5.0V T = 25°C

MAXIMUM RATINGS*

Symbol	Parameter	Limits	Unit
V _{CC} , AV _{CC}	DC Supply Voltage Referenced to GND	-0.5 to 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
l _{in}	DC Input Current, Per Pin	±20	mA
l _{out}	DC Output Sink/Source Current, Per Pin	±50	mA
Icc	DC V _{CC} or GND Current Per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limits	Unit
Vcc	Supply Voltage	5.0 ±10%	V
V _{in}	DC Input Voltage	0 to V _{CC}	V
V _{out}	DC Output Voltage	0 to V _{CC}	V
TA	Ambient Operating Temperature	0 to 70	°C
ESD	Static Discharge Voltage	> 1500	V

DC CHARACTERISTICS ($T_A = 0$ °C to 70°C; $V_{CC} = 5.0V \pm 5\%$)

Symbol	Parameter	VCC	Guaranteed Limits	Unit	Condition
VIH	Minimum High Level Input Voltage	4.75 5.25	2.0 2.0	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
V _{IL}	Minimum Low Level Input Voltage	4.75 5.25	0.8 0.8	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
VOH	Minimum High Level Output Voltage	4.75 5.25	4.01 4.51	V	V _{IN} = V _{IH} or V _{IL} I _{OH} –36mA –36mA
V _{OL}	Minimum Low Level Output Voltage	4.75 5.25	0.44 0.44	V	V _{IN} = V _{IH} or V _{IL} I _{OH} +36mA ¹ +36mA
I _{IN}	Maximum Input Leakage Current	5.25	±1.0	μΑ	$V_I = V_{CC}$, GND
ICCT	Maximum I _{CC} /Input	5.25	2.0 2	mA	$V_I = V_{CC} - 2.1V$
lold	Minimum Dynamic ³ Output Current	5.25	88	mA	V _{OLD} = 1.0V Max
IOHD		5.25	-88	mA	V _{OHD} = 3.85 Min
ICC	Maximum Quiescent Supply Current	5.25	750	μΑ	$V_I = V_{CC}$, GND

I_{OL} is +12mA for the RST_OUT output.
 The PLL_EN input pin is not guaranteed to meet this specification.

^{3.} Maximum test duration 2.0ms, one output loaded at a time.




Figure 1. MC88920 Logic Block Diagram

SYNC INPUT TIMING REQUIREMENTS

Symbol	Parameter	Minimum	Maximum	Unit
[†] RISE/FALL SYNC Input	Rise/Fall Time, SYNC Input From 0.8V to 2.0V	_	5.0	ns
tCYCLE, SYNC Input	Input Clock Period SYNC Input	$\frac{1}{f_2X_Q/4}$	200	ns
Duty Cycle	Duty Cycle, SYNC Input	50% ±	25%	

FREQUENCY SPECIFICATIONS (T_A = 0° C to 70° C; V_{CC} = $5.0V \pm 5\%$)

Symbol	Parameter	Guaranteed Minimum	Unit
Fmax (2X_Q)	Maximum Operating Frequency, 2X_Q Output	50	MHz
Fmax ('Q')	Maximum Operating Frequency, Q0–Q2, Q3 Outputs	25	MHz

^{1.} Maximum Operating Frequency is guaranteed with the 88920 in a phase–locked condition, and all outputs loaded at 50pF.

AC CHARACTERISTICS ($T_A = 0$ °C to 70°C; $V_{CC} = 5.0V \pm 5\%$)

Symbol	Parameter	Mimimum	Maximum	Unit	Condition
^t RISE/FALL ¹ All Outputs	Rise/Fall Time, All Outputs into 50Ω Load	0.3	1.6	ns	t _{RISE} – 0.8V to 2.0V t _{FALL} – 2.0V to 0.8V
tRISE/FALL ¹ 2X_Q Output	Rise/Fall Time into a 20pF Load, With Termination Specified in AppNote 3	0.5	1.6	ns	tRISE - 0.8V to 2.0V tFALL - 2.0V to 0.8V
tpulse width(a)1 (Q0, Q1, Q2, Q3)	Output Pulse <u>Wi</u> dth Q0, Q1, Q2, Q3 at V _{CC} /2	0.5t _{cycle} – 0.5 5	0.5t _{cycle} + 0.5 5	ns	50Ω Load Terminated to V _{CC} /2 (See Application Note 3)
tpulse width(b) 1 (2X_Q Output)	Output Pulse Width 2X_Q at V _{CC} /2	0.5t _{cycle} – 0.5 5	0.5t _{cycle} + 0.5 5	ns	50Ω Load Terminated to V _{CC} /2 (See Application Note 3)
t _{PD} 1,4 SYNC – Q/2	SYNC Input to Q/2 Output Delay (Measured at SYNC and Q/2 Pins)	-0.75	-0.15	ns	With 1MΩ From RC1 to An V _{CC} (See Application Note 2)
		_{+1.25} 7	_{+3.25} 7	ns	With 1M Ω From RC1 to An GND (See Application Note 2)
^t SKEWr ^{1,2} (Rising)	Output–to–Output Skew Between Outputs Q0–Q2, Q/2 (Rising Edge Only)	_	500	ps	Into a 50Ω Load Terminated to V _{CC} /2 (See Timing Diagram in Figure 6)
tSKEWf ^{1,2} (Falling)	Output–to–Output Skew Between Outputs Q0–Q2 (Falling Edge Only)	_	1.0	ns	Into a 50Ω Load Terminated to V _{CC} /2 (See Timing Diagram in Figure 6)
^t SKEWall ^{1,2}	Output–to–Output Skew 2X_Q, Q/2, Q0–Q2 Rising Q3 Falling	_	1.0	ns	Into a 50Ω Load Terminated to V _{CC} /2 (See Timing Diagram in Figure 6)
tLOCK ³	Phase–Lock Acquisition Time, All Outputs to SYNC Input	1	10	ms	
t _{PHL} MR – Q	Propagation Delay, MR to Any Output (High–Low)	1.5	13.5	ns	Into a 50Ω Load Terminated to V _{CC} /2
t _{REC} , MR to SYNC 6	Reset Recovery Time rising MR edge to falling SYNC edge	9	_	ns	
t _{REC} , MR to Normal Operation	Recovery Time for Outputs 2X_Q, Q0, Q1 to Return to Normal PLL Operation	_	3 Clock Cycles (Q Frequency)	ns	
t _W , MR LOW6	Minimum Pulse Width, MR input Low	5	_	ns	
t _W , RST_IN LOW	Minimum Pulse Width, RST_IN Low	10	_	ns	When in Phase–Lock
t _{PZL}	Output Enable Time RST_IN Low to RST_OUT Low	1.5	16.5	ns	See Application Note 5
t _{PLZ}	Output Enable Time RST_IN High to RST_OUT High Z	1016 'Q' Cycles (508 Q/2 Cycles)	1024 'Q' Cycles (512 Q/2 Cycles)	ns	See Application Note 5

^{1.} These specifications are not tested, they are guaranteed by statistical characterization. See Application Note 1 for a discussion of this methodology.

Under equally loaded conditions and at a fixed temperature and voltage.
 With V_{CC} fully powered–on: t_{CLOCK} Max is with C1 = 0.1μF; t_{LOCK} Min is with C1 = 0.01μF.
 See Application Note 4 for the distribution in time of each output referenced to SYNC.

^{5.} Refer to Application Note 3 to translate signals to a 1.5V threshold.

^{6.} Specification is valid only when the PLL_EN pin is low.

^{7.} This is a typical specification only, worst case guarantees are not provided.


Application Notes

- 1. Several specifications can only be measured when the MC88920 is in phase-locked operation. It is not possible to have the part in phase-lock on ATE (automated test equipment). Statistical characterization techniques were used to guarantee those specifications which cannot be measured on the ATE. MC88920 units were fabricated with key transistor properties intentionally varied to create a 14 cell designed experimental matrix. IC performance was characterized over a range of transistor properties (represented by the 14 cells) in excess of the expected process variation of the wafer fabrication area. IC performance to each specification and fab variation were used to set performance limits of ATE testable specifications within those which are to be guaranteed by statistical characterization. In this way, all units passing the ATE test will meet or exceed the non-tested specifications limits.
- 2. A $1M\Omega$ resistor tied to either Analog V_{CC} or Analog GND, as shown in Figure 2, is required to ensure no jitter is present on the MC88920 outputs. This technique causes a phase offset between the SYNC input and the Q0 output, measured at the pins. The tp_D spec describes how this offset varies with process, temperature, and voltage. The specs were arrived at by measuring the phase relationship for the 14 lots described in note 1 while the part was in phase–locked operation. The actual measurements were made with a 10MHz SYNC input (1.0ns edge rate from 0.8V to 2.0V). The phase measurements were made at 1.5V. See Figure 2 for a graphical description.
- 3. Two specs (tRISE/FALL and tPULSE Width 2X_Q output,


- see AC Specifications) guarantee that the MC88920 meets the 20MHz and 25MHz 68040 P-Clock input specification (at 40MHz and 50MHz). For these two specs to be guaranteed by Motorola, the termination scheme shown in Figure 3 must be used. For applications which require 1.5V thresholds, but do not require a tight duty cycle the Rp resistor can be ignored.
- 4. The tpD spec (SYNC to Q/2) guarantees how close the Q/2 output will be locked to the reference input connected to the SYNC input (including temperature and voltage variation). This also tells what the skew from the Q/2 output on one part connected to a given reference input, to the Q/2 output on one or more parts connected to that reference input (assuming equal delay from the referenceinput to the SYNC input of each part). Therefore the tpD spec is equivalent to a part-to-part specification. However, to correctly predict the skew from a given output on one part to any other output on one or more other parts, the distribution of each output in relation to the SYNC input must be known. This distribution for the MC88920 is provided in Table 1.


TABLE 1. Distribution of Each Output versus SYNC

Output	-(ps)	+(ps)
2X_Q	TBD	TBD
Q0	TBD	TBD
Q1	TBD	TBD
<u>Q2</u> Q3	TBD	TBD
Q3	TBD	TBD
Q/2	TBD	TBD



WITH THE $1 M \Omega$ RESISTOR TIED IN THIS FASHION THE $T_{\mbox{\scriptsize PD}}$ SPECIFICATION, MEASURED AT THE INPUT PINS IS:





WITH THE 1M RESISTOR TIED IN THIS FASHION THE TPD SPECIFICATION, MEASURED AT THE INPUT PINS IS:




Figure 2. Depiction of the Fixed SYNC to Q0 Offset (tpD) Which Is Present When a 1M Ω Resistor Is Tied to VCC or Ground

IDT™ Low Skew CMOS PLL Clock Drivers With Power-Down/Power-up Feature

MC88920




Figure 3. MC68040 P-Clock Input Termination Scheme




Figure 4. RST_OUT Test Circuit

Figure 5. Logical Representation of the MC88920 With Input/Output Frequency Relationships




Figure 6. Output/Input Switching Waveforms and Timing Relationships

Timing Notes

- 1. The MC88920 aligns rising edges of the outputs and the SYNC input, therefore the SYNC input does not require a 50% duty cycle.
- 2. All skew specs are measured between the V_{CC}/2 crossing point of the appropriate output edges. All skews are specified as 'windows', not as a ± deviation around a center point.

IDT™ Low Skew CMOS PLL Clock Drivers With Power-Down/Power-up Feature

MC88920

The tpD spec includes the full temperature range from 0°C to 70°C and the full V_{CC} range from 4.75V to 5.25V. If the ΔT and ΔV_{CC} is a given system are less than the specification limits, the tpD spec window will be reduced. The tpD window for a given ΔT and ΔV_{CC} is given by the following regression formula:

TBD

5. The RST_OUT pin is an open drain N–Channel output. Therefore an external pull—up resistor must be provide to pull up the RST_OUT pin when it goes into the high impedance state (after the MC88920 is phase–locked to the reference input with RST_IN held high or 1024 'Q' cycles after the RST_IN pin goes high when the part is locked). In the tpLz and tpzL specifications, a 1KΩ resistor is used as a pull—up as shown in Figure 4.

Notes Concerning Loop Filter and Board Layout Issues

- Figure 7 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure stable and jitter–free operation:
- 1a. All loop filter and analog isolation components should be tied as close to the package as possible. Stray current passing through the parasitics of long traces can cause undesirable voltage transients at the RC1 pin.
- 1b. The 47Ω resistors, the $10\mu F$ low frequency bypass capacitor, and the $0.1\mu F$ high frequency bypass capacitor form a wide bandwidth filter that will make the 88920 PLL insensitive to voltage transients from the system digital VCC supply and ground planes. This filter will typically ensure that a 100mV step deviation on the digital VCC supply will cause no more than a 100ps phase deviation on the 88920 outputs. A 250mV step deviation on VCC using the recommended filter values will cause no more than a 250ps phase deviation; if a $25\mu F$ bypass capacitor is used (instead of $10\mu F$) a 250mV VCC step will cause no more than a 100ps phase deviation.

If good bypass techniques are used on a board design near components which may cause digital V_{CC} and ground noise, the above described V_{CC} step deviations should not occur at the 88920's digital V_{CC} supply. The

- purpose of the bypass filtering scheme shown in Figure 7 is to give the 88920 additional protection from the power supply and ground plane transients that can occur in a high frequency, high speed digital system.
- 1c. There are no special requirements set forth for the loop filter resistors (1M and 330Ω). The loop filter capacitor (0.1uF) can be a ceramic chip capacitor, the same as a standard bypass capacitor.
- 1d. The 1M reference resistor injects current into the internal charge pump of the PLL, causing a fixed offset between the outputs and the SYNC input. This also prevents excessive jitter caused by inherent PLL dead–band. If the VCO (2X_Q output) is running above 40MHz, the 1M resistor provides the correct amount of current injection into the charge pump (2–3μA).
- 2. In addition to the bypass capacitors used in the analog filter of Figure 7, there should be a 0.1μF bypass capacitor between each of the other (digital) four V_{CC} pins and the board ground plane. This will reduce output switching noise caused by the 88920 outputs, in addition to reducing potential for noise in the 'analog' section of the chip. These bypass capacitors should also be tied as close to the 88920 package as possible.




Figure 7. Recommended Loop Filter and Analog Isolation Scheme for the MC88920





Figure 8. Typical MC88920/MC68040 System Configuration

OUTLINE DIMENSIONS



Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA