Quad 2-Input Multiplexer

(Inverting)

Description

The MC10H159 is a quad 2-input multiplexer with enable. This MECL 10HTM part is a functional/pinout duplication of the standard MECL 10KTM family part, with 100% improvement in propagation delay and no increase in power-supply current.


Features


- Propagation Delay, 1.5 ns Typical
- Power Dissipation, 218 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible
- Pb-Free Packages are Available*

TRUTH TABLE

Enable	Select	D0	D1	Q
L	L	Х	L	Н
L	L	Х	Н	L
L	Н	L	Х	Н
L	Н	Н	Х	L
Н	Х	Х	Х	L








*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor®

http://onsemi.com



*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

© Semiconductor Components Industries, LLC, 2006 February, 2006 – Rev. 7

Table 1. MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
V_{EE}	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to V _{EE}	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
T _A	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C ℃

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

Table 2. ELECTRICA	CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (Note 1)
--------------------	--

		0 °		25°		75 °		
Symbol	Characteristic	Min	Мах	Min	Max	Min	Max	Unit
١ _E	Power Supply Current	-	58	-	53	-	58	mA
I _{inH}	Input Current High							μA
	Pin 9	-	475	-	295	-	295	
	Pins 3–7 and 10–13	-	515	-	320	-	320	
I _{inL}	Input Current Low	0.5	-	0.5	-	0.3	-	μA
V _{OH}	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
V _{IH}	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

 Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 Ω resistor to -2.0 V.


Table 3. AC PARAMETERS

		0 °		25°		75 °		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
t _{pd}	Propagation Delay							ns
	Data	0.5	2.2	0.5	2.2	0.5	2.2	
	Select	1.0	3.2	1.0	3.2	1.0	3.2	
	Enable	1.0	3.2	1.0	3.2	1.0	3.2	
t _r	Rise Time	0.5	2.2	0.5	2.2	0.5	2.2	ns
t _f	Fall Time	0.5	2.2	0.5	2.2	0.5	2.2	ns

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

APPLICATION INFORMATION

The MC10H159 is a quad two channel multiplexer with enable. It incorporates common enable and common data select inputs. The select input determines which data inputs are enabled. A high (H) level enables data inputs D0 0, D1 0, D2 0, and D3 0. A low (L) level enables data inputs D0 1, D1 1, D2 1, and D3 1. Any change on the data inputs will be reflected at the outputs while the enable is low. Input levels are inverted at the output.



V_{CC} PIN 16 V_{EE} PIN 8

ORDERING INFORMATION


Device	Package	Shipping [†]
MC10H159FN	PLLC-20	46 Units / Rail
MC10H159FNG	PLLC-20 (Pb-Free)	46 Units / Rail
MC10H159FNR2	PLLC-20	500 / Tape & Reel
MC10H159FNR2G	PLLC-20 (Pb-Free)	500 / Tape & Reel
MC10H159L	CDIP-16	25 Unit / Rail
MC10H159M	SOEIAJ-16	50 Unit / Rail
MC10H159MG	SOEIAJ-16 (Pb-Free)	50 Unit / Rail
MC10H159MEL	SOEIAJ-16	2000 / Tape & Reel
MC10H159MELG	SOEIAJ-16 (Pb-Free)	2000 / Tape & Reel
MC10H159P	PDIP-16	25 Unit / Rail
MC10H159PG	PDIP-16 (Pb-Free)	25 Unit / Rail

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS





CASE 775-02 ISSUE E





PACKAGE DIMENSIONS

SOEIAJ-16 CASE 966-01 **ISSUE A**










- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018). TO BE 0.46 (0.018).

. ,						
	MILLIN	IETERS	INC	HES		
DIM	MIN	MIN MAX		MAX		
Α		2.05		0.081		
A ₁	0.05	0.20	0.002	0.008		
b	0.35	0.50	0.014	0.020		
C	0.10	0.20	0.007	0.011		
D	9.90	10.50	0.390	0.413		
Е	5.10	5.45	0.201	0.215		
e	1.27	BSC	0.050	BSC		
HE	7.40	8.20	0.291	0.323		
L	0.50	0.85	0.020	0.033		
LE	1.10	1.50	0.043	0.059		
Μ	0 °	10 °	0 °	10 °		
Q ₁	0.70	0.90	0.028	0.035		
Ζ		0.78		0.031		

CDIP-16 L SUFFIX CERAMIC DIP PACKAGE CASE 620A-01 **ISSUE O**



С k ¥ Ν G -16X D ⊕ 0.25 (0.010) M T A

NOTES:


16X J

NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC PODY

BODY. THIS DRAWING REPLACES OBSOLETE CASE OUTLINE 620-10. 5

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.750	0.785	19.05	19.93		
В	0.240	0.295	6.10	7.49		
С		0.200		5.08		
D	0.015	0.020	0.39	0.50		
Е	0.050	BSC	1.27 BSC			
F	0.055	0.065	1.40	1.65		
G	0.100 BSC		2.54	BSC		
Н	0.008	0.015	0.21	0.38		
K	0.125	0.170	3.18	4.31		
L	0.300 BSC		7.62	BSC		
М	0 °	15 °	0 °	15 °		
Ν	0.020	0.040	0.51	1.01		

PACKAGE DIMENSIONS



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982

CONTROLLING DIMENSION: INCH.

3. DIMENSION L TO CENTER OF LEADS WHEN

FORMED PARALLEL.

DIMED FAILLELL.
 DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIM	ETERS
DIM	MIN	MIN MAX		MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54	BSC
Н	0.050 BSC		1.27	BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
Μ	0°	10 °	0 °	10 °
S	0.020	0.040	0.51	1.01

MECL 10H and MECL 10K are trademarks of Motorola, Inc.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application is unich the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosciated with such unintended or unauthorized use personal and such applications for any goal of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.