# 5V ECL 4-Bit Parallel/Serial Converter

### Description

The MC10E/100E446 is an integrated 4-bit parallel to serial data converter. The device is designed to operate for NRZ data rates of up to 1.3 Gb/s. The chip generates a divide by 4 and a divide by 8 clock for both 4-bit conversion and a two chip 8-bit conversion function. The conversion sequence was chosen to convert the parallel data into a serial stream from bit D0 to D3. A serial input is provided to cascade two E446 devices for 8 bit conversion applications. Note that the serial output data clocks off of the negative input clock transition.

The SYNC input will asynchronously reset the internal clock circuitry. This pin allows the user to reset the internal clock conversion unit and thus select the start of the conversion process.

The MODE input is used to select the conversion mode of the device. With the MODE input LOW, or open, the device will function as a 4-bit converter. When the mode input is driven HIGH the internal load clock will change on every eighth clock cycle thus allowing for an 8-bit conversion scheme using two E446's. When cascaded in an 8-bit conversion scheme the devices will not operate at the 1.3 Gb/s data rate of a single device. Refer to the applications section of this data sheet for more information on cascading the E446.

The V<sub>BB</sub> pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and V<sub>CC</sub> via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

The 100 Series contains temperature compensation.

### Features

- On Chip Clock ÷4 and ÷8
- 1.5 Gb/s Typical Data Rate Capability
- Differential Clock and Serial Inputs
- V<sub>BB</sub> Output for Single-ended Input Applications
- Asynchronous Data Synchronization
- Mode Select to Expand to 8 Bits
- PECL Mode Operating Range:  $V_{CC} = 4.2$  V to 5.7 V with  $V_{EE} = 0 V$
- NECL Mode Operating Range:  $V_{CC} = 0 V$ with  $V_{EE}$  = -4.2 V to -5.7 V
- Internal Input 50 kΩ Pulldown Resistors
- ESD Protection: Human Body Model; > 2 kV, Machine Model; > 100 V




# **ON Semiconductor®**

http://onsemi.com



PLCC-28 **FN SUFFIX CASE 776** 



\*For additional marking information, refer to Application Note AND8002/D.


### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count = 525 devices
- Moisture Sensitivity Level: Pb = 1; Pb–Free = 3 For Additional Information, see Application Note AND8003/D
- Pb–Free Packages are Available\*

© Semiconductor Components Industries, LLC, 2006 November, 2006 - Rev. 8

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



Warning: All V<sub>CC</sub>, V<sub>CCO</sub>, and V<sub>EE</sub> pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Pinout: PLCC-28 (Top View)

## Table 1. PIN DESCRIPTION

PIN	FUNCTION
SIN	ECL Differential Serial Data Input
D0 – D3	ECL Parallel Data Inputs
SOUT, SOUT	ECL Differential Serial Data Output
CLK, CLK	ECL Differential Clock Inputs
CL/4, CL/4	ECL Differential ÷4 Clock Output
CL/8, CL/8	ECL Differential ÷8 Clock Output
MODE	Conversion Mode 4-Bit/8-Bit
SYNC	ECL Conversion Synchronizing Input
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub> , V <sub>CCO</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
NC	No Connect




Figure 2. Logic Diagram

# Table 2. FUNCTION TABLES

Mode	Conversion
L	4-Bit
H	8-Bit

## **Table 3. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		8	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{l} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 -6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			0 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	PLCC-28 PLCC-28	63.5 43.5	°C/W °C/W
θJC	Thermal Resistance (Junction-to-Case)	Standard Board	PLCC-28	22 to 26	°C/W
T <sub>sol</sub>	Wave Solder Pb Pb-Free			265 265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		126	151		126	151		126	151	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	3980	4070	4160	4020	4105	4190	4090	4185	4280	mV
VOH <sub>SOUT</sub>	Output HIGH Voltage SOUT/SOUT	3980		4210	4020		4240	4090		4330	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)	3050	3210	3370	3050	3210	3370	3050	3227	3405	mV
V <sub>IH</sub>	Input HIGH Voltage	3830	3995	4160	3870	4030	4190	3940	4110	4280	mV
V <sub>IL</sub>	Input LOW Voltage	3050	3285	3520	3050	3285	3520	3050	3302	3555	mV
V <sub>BB</sub>	Output Voltage Reference	3.62		3.74	3.65		3.75	3.69		3.81	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
IIL	Input LOW Current	0.5	0.3		0.5	0.25		0.3	0.2		μΑ

# Table 4. 10E SERIES PECL DC CHARACTERISTICS V<sub>CCx</sub> = 5.0 V; V<sub>EE</sub> = 0.0 V (Note 1)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary –0.46 V / +0.06 V. 2. Outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub> – 2.0 V.

# Table 5. 10E SERIES NECL DC CHARACTERISTICS V<sub>CCx</sub> = 0.0 V; V<sub>EE</sub> = -5.0 V (Note 3)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		126	151		126	151		126	151	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 4)	-1020	-930	-840	-980	-895	-810	-910	-815	-720	mV
VOH <sub>SOUT</sub>	Output HIGH Voltage SOUT/SOUT	-1020		-790	-980		-760	-910		-670	mV
V <sub>OL</sub>	Output LOW Voltage (Note 4)	-1950	-1790	-1630	-1950	-1790	-1630	-1950	-1773	-1595	mV
V <sub>IH</sub>	Input HIGH Voltage	-1170	-1005	-840	-1130	-970	-810	-1060	-890	-720	mV
V <sub>IL</sub>	Input LOW Voltage	-1950	-1715	-1480	-1950	-1715	-1480	-1950	-1698	-1445	mV
V <sub>BB</sub>	Output Voltage Reference	-1.38		-1.27	-1.35		-1.25	-1.31		-1.19	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
Ι <sub>ΙL</sub>	Input LOW Current	0.5	0.3		0.5	0.065		0.3	0.2		μA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

3. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary –0.46 V / +0.06 V. 4. Outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub> – 2.0 V.

### 0°C 85°C 25°C Symbol Characteristic Min Тур Max Min Тур Max Min Тур Max Unit IEE Power Supply Current 126 151 126 151 145 174 mA VOH Output HIGH Voltage (Note 6) 3975 4050 4120 3975 4050 4120 3975 4050 4120 mV SOUT/SOUT VOH<sub>SOUT</sub> Output HIGH Voltage 3975 4170 3975 4170 3975 4170 mV VOL Output LOW Voltage (Note 6) 3190 3295 3380 3190 3255 3380 3190 3260 3380 mV VIH Input HIGH Voltage 3835 3975 4120 3835 3975 4120 3835 3975 4120 mV VIL Input LOW Voltage 3190 3355 3525 3190 3355 3525 3190 3355 3525 mV V V<sub>BB</sub> **Output Voltage Reference** 3.62 3.73 3.62 3.74 3.62 3.74 150 Input HIGH Current 150 150 $I_{H}$ μA Input LOW Current 0.5 0.3 0.5 0.25 0.5 0.2 μA $I_{\rm IL}$

# Table 6. 100E SERIES PECL DC CHARACTERISTICS V<sub>CCx</sub> = 5.0 V; V<sub>EE</sub> = 0.0 V (Note 5)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary -0.46 V / +0.8 V.

6. Outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub> – 2.0 V.

### Table 7. 100E SERIES NECL DC CHARACTERISTICS V<sub>CCx</sub> = 0.0 V; V<sub>EE</sub> = -5.0 V (Note 7)

			0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
I <sub>EE</sub>	Power Supply Current		126	151		126	151		145	174	mA	
V <sub>OH</sub>	Output HIGH Voltage (Note 8)	-1025	-950	-880	-1025	-950	-880	-1025	-950	-880	mV	
VOH <sub>SOUT</sub>	Output HIGH Voltage SOUT/SOUT	-1025		-830	-1025		-830	-1025		-830	mV	
V <sub>OL</sub>	Output LOW Voltage (Note 8)	-1810	-1705	-1620	-1810	-1745	-1620	-1810	-1740	-1620	mV	
V <sub>IH</sub>	Input HIGH Voltage	-1165	-1025	-880	-1165	-1025	-880	-1165	-1025	-880	mV	
V <sub>IL</sub>	Input LOW Voltage	-1810	-1645	-1475	-1810	-1645	-1475	-1810	-1645	-1475	mV	
$V_{BB}$	Output Voltage Reference	-1.38		-1.27	-1.38		-1.26	-1.38		-1.26	V	
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA	
I <sub>IL</sub>	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μA	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

7. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary –0.46 V / +0.8 V.

8. Outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub> – 2.0 V.

		0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
F <sub>MAX</sub>	Max Conversion Frequency	1.3	1.6		1.3	1.6		1.3	1.6		Gb/s NRZ
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay to Output CLK to SOUT (Note 10) CLK to CL/4 CLK to CL/8 SYNC to CL/4, CL/8		1200 850 1050 850	1480 1050 1300 1100	1020 650 800 650	1200 850 1050 850	1480 1050 1300 1100	1020 650 800 650	1200 850 1050 850	1480 1050 1300 1100	ps
t <sub>s</sub>	Setup Time (Note 11) SIN, Dn	-200	-450		-200	-450		-200	-450		ps
t <sub>h</sub>	Hold Time (Note 11) SIN, Dn	900	650		900	650		900	650		ps
t <sub>RR</sub>	Reset Recovery Time SYNC	500	300		500	300		500	300		ps
t <sub>PW</sub>	Min Pulse Width CLK, MR	300			300			300			ps
t <sub>JITTER</sub>	Random Clock Jitter (RMS)		< 1			< 1			< 1		ps
V <sub>PP</sub>	Input Voltage Swing (Differential Configuration)	150		1000	150		1000	150		1000	mV
t <sub>r</sub> t <sub>f</sub>	Rise/Fall Times (20% - 80%) SOUT Other	100 200	225 425	350 650	100 200	225 425	350 650	100 200	225 425	350 650	ps


# Table 8. AC CHARACTERISTICS V<sub>CCx</sub> = 5.0 V; V<sub>EE</sub> = 0.0 V or V<sub>CCx</sub> = 0.0 V; V<sub>EE</sub> = -5.0 V (Note 9)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.


10 Series: V<sub>EE</sub> can vary -0.46 V / +0.06 V. 100 Series: V<sub>EE</sub> can vary -0.46 V / +0.8 V.

10. Propagation delays measured from negative going clock edge.


11. Relative to negative clock edge.







Timing Diagram A. 4:1 Parallel to Serial Conversion



Timing Diagram B. 8:1 Parallel to Serial Conversion

Figure 4. Timing Diagrams

# **Applications Information**

The MC10E/100E446 is an integrated 4:1 parallel to serial converter. The chip is designed to work with the E445 device to provide both transmission and receiving of a high speed serial data path. The E446 can convert 4 bits of data into a 1.3 Gb/s NRZ data stream. The device features a SYNC input which allows the user to reset the internal clock circuitry and restart the conversion sequence (see timing diagram A).

The E446 features a differential serial input and internal divide by 8 circuitry to facilitate the cascading of two devices to build a 8:1 multiplexer. Figure 1 illustrates the architecture for a 8:1 multiplexer using two E446's; the timing diagram for this configuration can be found on the following page. Notice the serial outputs (SOUT) of the higher order converter feed the serial inputs of the the lower order device. This feed through of the serial inputs bounds the upper end of the frequency of operation. The clock to serial output propagation delay plus the setup time of the serial input pins must fit into a single clock period for the cascade architecture to function properly. Using the worst case values for these two parameters from the data sheet, TPD CLK to SOUT = 1480 ps and tS for SIN = -200 ps, yields a minimum period of 1280 ps or a clock frequency of 780 MHz.

The clock frequency is somewhat lower than that of a single converter, to increase this frequency some games can be played with the clock input of the higher order E446. By

delaying the clock feeding E446A relative to the clock of E446B the frequency of operation can be increased.




Figure 5. Cascaded 8:1 Converter Architecture




Figure 6. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

## **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC10E446FN	PLCC-28	37 Units / Rail
MC10E446FNG	PLCC-28 (Pb-Free)	37 Units / Rail
MC10E446FNR2	PLCC-28	500 / Tape & Reel
MC10E446FNR2G	PLCC-28 (Pb-Free)	500 / Tape & Reel
MC100E446FN	PLCC-28	37 Units / Rail
MC100E446FNG	PLCC-28 (Pb-Free)	37 Units / Rail
MC100E446FNR2	PLCC-28	500 / Tape & Reel
MC100E446FNR2G	PLCC-28 (Pb-Free)	500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **Resource Reference of Application Notes**

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

### PACKAGE DIMENSIONS



SMALLER THAN 0.025 (0.635).

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product customer application. By customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products for any sother application in which the failure of the SCILLC product customer application in which the failure of the SCILLC product customer application in which the failure of the SCILLC product customer application is a subject to customer application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death applicatio experiment. SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative