

## 3.3V DUAL DIFFERENTIAL LVPECL TO LVTTL TRANSLATOR

#### MC100ES60T23

# 3.3 V Dual Differential LVPECL to LVTTL Translator

The MC100ES60T23 is a dual differential LVPECL-to-LVTTL translator. The low voltage PECL levels, small package, and dual gate design is ideal for clock translation applications.

#### **Features**


- Maximum Frequency 500 MHz
- · Differential LVPECL Inputs
- LVPECL Operating Range: V<sub>CC</sub> = 3.0 V to 3.6 V
- Additive Phase Jitter, RMS: 0.18ps (typical)
- 24 mA LVTTL Compatible Outputs
- · 8-Lead SOIC Package
- Ambient Temperature Range: –40°C to +85°C
- 8-Lead Pb-Free Package Available



D SUFFIX 8-LEAD SOIC PACKAGE CASE 751-07



EF SUFFIX 8-LEAD SOIC PACKAGE Pb-FREE PACKAGE CASE 751-07



ORDERING INFORMATION				
Device Package				
MC100ES60T23D	SO-8			
MC100ES60T23DR2	SO-8			
MC100ES60T23EF SO-8 (Pb-Free				
MC100ES60T23EFR2	SO-8 (Pb-Free)			

PIN DESCRIPTION				
Pin Function				
Qn	LVTTL Outputs			
Dn, Dn	LVPECL Differential Inputs			
V <sub>CC</sub> Positive Supply				
GND	Negative Supply			

#### 3.3V DUAL DIFFERENTIAL LVPECL TO LVTTL TRANSLATOR

**Table 1. General Specifications** 

Characteristic	Value		
Internal Input Pulldown Resistor	ם	75 kΩ 112.5 kΩ	
Internal Input Pullup Resistors		75 kΩ	
ESD Protection	Human Body Model Machine Model		
$\theta_{JA}$ Thermal Resistance (Junction to Ambient)	0 LFPM, 8 SOIC 500 LFPM, 8 SOIC		

Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test

Table 2. Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Parameter	Conditions	Rating	Unit
V <sub>SUPPLY</sub>	Power Supply Voltage	Difference between V <sub>CC</sub> and V <sub>EE</sub>	3.9	V
V <sub>IN</sub>	Input Voltage	$V_{CC}$ – $V_{EE} \le 3.6 \text{ V}$	V <sub>CC</sub> + 0.3 V <sub>EE</sub> - 0.3	V V
I <sub>OUT</sub>	Output Current	Continuous Surge	50 100	mA mA
T <sub>A</sub>	Operating Temperature Range		-40 to +85	°C
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C

Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated
conditions is not implied.

Table 3. LVPECL Input DC Characteristics ( $V_{CC}$  = 3.0 to 3.6 V;  $V_{EE}$  = 0 V); TA = 40°C to 85°C

Symbol	Characteristic	Min	Тур	Max	Unit
I <sub>CCH</sub>	Power Supply Current (Outputs set to HIGH)		19	25	mA
I <sub>CCL</sub>	Power Supply Current (Outputs set to LOW)		6.0	33	mA
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> -1165		V <sub>CC</sub> -880	mV
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> -1810		V <sub>CC</sub> -1475	mV
V <sub>PP</sub>	Differential Input Voltage <sup>(1)</sup>	0.15		1.3	V
V <sub>CMR</sub>	Differential Cross Point Voltage <sup>(2)</sup>	V <sub>EE</sub> +1.1		V <sub>CC</sub> -0.65	V
I <sub>IH</sub>	Input HIGH Current			150	μΑ
I <sub>IL</sub>	Input LOW Current	-150			μΑ

<sup>1.</sup> V<sub>PP</sub> (DC) is the minimum differential input voltage swing required to maintain device functionality.

<sup>2.</sup> V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> (DC) range and the input swing lies within the V<sub>PP</sub> (DC) specification.

Table 4. LVTTL / LVCMOS Output DC Characteristics ( $V_{CC}$  = 3.0 to 3.6 V); TA = 40°C to 85°C


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -24 mA	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 24 mA			0.5	V
I <sub>OS</sub>	Output Short Circuit Current		-140	-185	-275	mA

Table 5. AC Characteristics (V<sub>CC</sub> = 3.0 to 3.6 V; V<sub>EE</sub> = 0 V)<sup>(1)</sup>; TA = 40°C to 85°C

Symbol	Characteristic		Test Conditions	Min	Тур	Max	Unit
f <sub>OUT</sub>	Output Toggle Frequency <sup>(2)</sup>					500	MHz
t <sub>PD</sub>	Propagation Delay			0.95		1.75	ns
t <sub>SK++</sub> t <sub>SK</sub> t <sub>SKPP</sub> t <sub>SKP</sub>	Data Path Skew++ <sup>(3)</sup> Data Path Skew <sup>(3)</sup> Part-to-Part Skew <sup>(3)</sup> Pulse Skew <sup>(3)</sup>					120 140 500 250	ps ps ps ps
t <sub>JIT</sub>	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	CLK0/Q0 CLK0/Q0 CLK1/Q1 CLK1/Q1	125MHz, 12kHz - 20MHz 156.25MHz, 12kHz - 20MHz 125MHz, 12kHz - 20MHz 156.25MHz, 12kHz - 20MHz		0.40 0.18 0.38 0.21		ps ps ps ps
V <sub>PP</sub>	Input Voltage Swing (Differential) <sup>(4)</sup>			200		1300	mV
V <sub>CMR</sub>	Differential Cross Point Voltage			V <sub>EE</sub> +1.2		V <sub>CC</sub> -0.3	V
t <sub>r</sub> / t <sub>f</sub>	Output Rise/Fall Times (0.8 V – 2.0 V)			50		250	ps

- 1. LVTTL output R<sub>L</sub> = 500  $\Omega$  to GND and C<sub>L</sub> = 20 pF to GND. Refer to Figure 2.
- 2.  $f_{max}$  guaranteed for functionality only.  $V_{OL}$  and  $V_{OH}$  levels are guaranteed at DC only. 3. Skews are measured between outputs under identical conditions.
- 4. 200 mV input guarantees AC Characteristics.

#### **CHARACTERISTIC TEST**




\*C<sub>L</sub> includes fixtures capacitance

Figure 2. TTL Output Loading Used for Device Evaluation

#### **ADDITIVE PHASE JITTER**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the dBc Phase Noise. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the

fundamental. When the required offset is specified, the phase noise is called a dBc value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




Offset From Carrier Frequency (Hz)

As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is

illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.

#### **PACKAGE DIMENSIONS**



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42564B	REV: U
8LD SOIC NARROW	/ BODY	CASE NUMBER	2: 751–07	07 APR 2005
		STANDARD: JE	IDEC MS-012AA	

PAGE 1 OF 2

CASE 751-07 ISSUE U 8-LEAD SOIC PACKAGE

IIDT™ / ICS™ LVTTL TRANSLATOR

MC100ES60T23

**REV 2 AUGUST 18, 2006** 

#### **PACKAGE DIMENSIONS**

#### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

(3) DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

© FREESCALE SEMICONDUCTOR, INC.  ALL RIGHTS RESERVED.  MECHAN	MECHANICAL OUTLINE PR		OT TO SCALE
TITLE:	DOCUMENT NO	): 98ASB42564B	REV: U
8LD SOIC NARROW BODY	CASE NUMBER	R: 751–07	07 APR 2005
	STANDARD: JE	DEC MS-012AA	

PAGE 2 OF 2

**CASE 751-07 ISSUE U** 

## **NOTES**

### Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

#### For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

oduct line email>

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.