MICREL®

**3.3V 2.5Gbps
ANY INPUT-to-LVPECL
DIFFERENTIAL TRANSLATOR**

**Precision Edge®
SY89327L**

FEATURES

- **Input accepts virtually all logic standards:**
  - **Single-ended: SSTL, TTL, CMOS**
  - **Differential: LVDS, HSTL, CML**
- **Guaranteed AC performance over temp and voltage:**
  - **DC-to >2.5Gbps data rate throughput**
  - **DC-to >2.5GHz clock f_{MAX}**
  - **< 400ps In-to-Out t_{pd}**
  - **< 200ps t_r/t_f**
- **Ultra-low jitter design:**
  - **<1ps$_{RMS}$ random jitter**
  - **<10ps$_{PP}$ deterministic jitter**
  - **<1ps$_{RMS}$ cycle-to-cycle jitter**
  - **<10ps$_{PP}$ total jitter (clock)**
- **Low power: 46mW (typ)**
- **100k LVPECL output**
- **Flow-through pinout and fully differential design**
- **Power supply 3.3V ±10%**
- **–40°C to +85°C temperature range**
- **Available in ultra-small 8-lead 2mm x 2mm MLF® package**

APPLICATIONS

- **High-speed logic**
- **Data communications systems**
- **Wireless communications systems**
- **Telecom systems**

Precision Edge®

DESCRIPTION

The SY89327L is a fully differential, high-speed translator optimized to accept any logic standard from single-ended TTL/CMOS to differential LVDS, HSTL, or CML and translate it to LVPECL. Translation is guaranteed for speeds up to 2.5Gbps (2.5GHz toggle frequency). The SY89327L does not internally terminate its inputs because different interfacing standards have different termination requirements.

The SY89327L is a member of Micrel's Precision Edge® family of high-speed logic devices. This family features ultra-small packaging, as well as high signal integrity and operation at many different supply voltages.

All support documentation can be found on Micrel's web site at www.micrel.com.

FUNCTIONAL BLOCK DIAGRAM

8-Pin MLF® (2mm × 2mm)

TYPICAL APPLICATIONS CIRCUIT

Precision Edge is a registered trademark of Micrel, Inc.
*Micro*LeadFrame and MLF are registered trademarks of Amkor Technology, Inc.

M9999-071707
hbwhelp@micrel.com or (408) 955-1690

1

Rev.: C   Amendment: /0
Issue Date: July 2007

PACKAGE/ORDERING INFORMATION

8-Pin MLF®

NC 1 — 8 VCC
IN 2 — 7 Q
/IN 3 — 6 /Q
NC 4 — 5 GND

Ordering Information

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY89327LMITR	MLF-8	Industrial	327	Sn-Pb
SY89327LMGTR	MLF-8	Industrial	327 with Pb-Free bar-line indicator	Pb-Free NiPdAu

PIN DESCRIPTION

Pin Number	Pin Name	Pin Function
2, 3	IN, /IN	Differential inputs: This input is the differential signal input to the device. This input accepts AC- or DC-coupled signals as small as 100mV. External termination is required. Please refer to the "Input Interface Applications" section for more details.
8	VCC	Positive power supply. Bypass with $0.1\mu F \| 0.01\mu F$ low ESR capacitors.
7, 6	Q, /Q	Differential LVPECL Output: Terminate with 50Ω to V_{CC}–2V. See "Output Interface Applications" section. Output pair is 100k temperature compensated LVPECL compatible.
5	GND, Exposed Pad	Ground: Ground pin and exposed pad must be connected to the same ground plane.
1, 4	NC	No connect.

FUNCTIONAL DESCRIPTION

Establishing Static Logic Inputs

Do not leave unused inputs floating. Tie either the true or complement input to ground. A logic zero is achieved by connecting the complement input to ground with the true input floating. For a TTL input, tie a 2.5kΩ resistor between the complement input and ground. See "Input Interface" section.

Input Levels

LVDS, CML, and HSTL differential signals may be connected directly to the D inputs. Depending on the actual worst case voltage seen, the SY8327L's performance varies as per the following table:

Input Voltage Range	Minimum Voltage Swing	Maximum Translation Speed
0 to 2.4V	100mV	2.5Gbps
0 to V_{CC} +0.3V	200mV	1.25Gbps

For LVDS applications, only point-to-point interfaces are supported. Due to the current required by the input structure shown in Figure 1, multi-drop and multi-point architectures are not supported.


Figure 1. Simplified Input Structure

Absolute Maximum Ratings[1]

Supply Voltage (V_{CC}) .... −-0.5V to + 4.0V

Input Voltage (VIN) .... −0.5V to V_{CC}

Input Current
  Source or sink current on IN, /IN .... ±50mA

Lead Temperature (soldering, 20 sec.) .... +260°C

Storage Temperature (T_S) .... −65°C to +150°C

Operating Ratings[2]

Supply Voltage (V_{CC}) .... 3.0V to 3.6V

Ambient Temperature (T_A) .... −40°C to +85°C

Package Thermal Resistance[3]

MLF® (θ_{JA})
  Still-Air .... 93°C/W
  500lfpm .... 87°C/W
MLF® (Ψ_{JB})
  Junction-to-Board .... 32°C/W

DC ELECTRICAL CHARACTERISTICS[4]

T_A = −40°C to +85°C; unless stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
V_{CC}	Power Supply		3.0	3.3	3.6	V
I_{CC}	Power Supply Current	No load, max. V_{CC}[5]		28	45	mA

INPUT ELECTRICAL CHARACTERISTICS[4]

V_{CC} = 3.3V ±10%; T_A = −40°C to +85°C; R_L = 50Ω to V_{CC}−2V, or equivalent, unless otherwise stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
V_{IH}	Input HIGH Voltage	V_{IH} min must be ≥ 1.2V			V_{CC}+0.3	V
V_{IL}	Input LOW Voltage		−0.3			V
V_{IN}	Input Voltage Swing	See Figure 2a, V_{IH} < 2.4V	100			mV
		See Figure 2a, V_{IH} < V_{CC} +0.3V	200			mV

LVPECL OUTPUT DC ELECTRICAL CHARACTERISTICS[4]

V_{CC} = 3.3V ±10%; T_A = −40°C to +85°C; R_L = 50Ω to V_{CC}−2V, or equivalent, unless otherwise stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
V_{OL}	Output HIGH Voltage Q, /Q		V_{CC}−1.945		V_{CC} −1.695	V
V_{OH}	Output Common Mode Range Q, /Q		V_{CC}−1.145		V_{CC} −0.895	V
V_{OUT}	Output Voltage Swing Q, /Q	See Figure 2a	550	800		mV
$V_{DIFF-OUT}$	Differential Output Voltage Swing Q, /Q	See Figure 2b	1100	1600		mV_{PP}

Notes:

1. Permanent device damage may occur if the "Absolute Maximum Ratings" are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to the absolute maximum ratings conditions for extended periods may affect device reliability.

2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

3. Package Thermal Resistance assumes exposed pad is soldered (or equivalent) to the devices' most negative potential on the PCB. Ψ_{JB} uses 4-layer θ_{JA} in still-air unless otherwise stated.

4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC ELECTRICAL CHARACTERISTICS [5]

V_{CC} = 3.3V ±10%; T_A = −40°C to +85°C; R_L = 50Ω to V_{CC}−2V, or equivalent, unless otherwise stated.

Symbol	Parameter	Condition		Min	Typ	Max	Units
f_{MAX}	Maximum Operating Frequency		NRZ Data	2.5			Gbps
		V_{OUT} ≥ 200mV	Clock		2.5		GHz
t_{pd}	Propagation Delay IN-to-Q, /IN-to-/Q		V_{IN} ≥ 100mV			400	ps
t_{JITTER}	Random Jitter (RJ)	**Note 6**				1	ps_{RMS}
	Deterministic Jitter (DJ)	**Note 7**				10	ps_{PP}
	Total Jitter (TJ)	**Note 8**				10	ps_{PP}
t_r, t_f	Rise / Fall Time (20% to 80%) Q, /Q	At full output swing				200	ps

Notes:

5. See "Timing Diagrams" section for definition of parameters. High frequency AC-parameters are guaranteed by design and characterization.

6. RJ is measured with a K28.7 comma detect character pattern, measured at f_{MAX}.

7. DJ is measured at 2.5Gbps, with both K28.5 and 2^{23}–1 PRBS pattern.

8. Total jitter definition: with an ideal clock input of frequency ≤f_{MAX}, no more than one output edge in 10^{12} output edges will deviate by more than the specified peak-to-peak jitter value.

SINGLE-ENDED AND DIFFERENTIAL SWINGS

V_{OUT} 800mV (Typ.)

Figure 2a. Single-Ended Voltage Swing

V_{DIFF_OUT} 1600mV (Typ.)

Figure 2b. Differential Voltage Swing

TIMING DIAGRAM

IN

/IN

t_{pd}

Q

/Q

Figure 3. Timing Diagram

INPUT INTERFACE APPLICATIONS

Figure 4. 3.3V "TTL"

Figure 5. CML-DC Coupled

**Figure 6. 2.5V "TTL"**

Figure 7. PECL-DC Coupled

Figure 8. HSTL

Figure 9. CML-AC Coupled Short Lines

Figure 10. CML-AC Coupled Long Lines

Figure 11. LVDS

Figure 12. SSTL_2

Figure 13. SSTL_3

RELATED PRODUCT AND SUPPORT DOCUMENTATION

| Part Number	Function	Datasheet Link
SY55857L	3.3V, 2.5Gbps Any Input-to-LVPECL Dual Translator	www.micrel.com/product-info/products/sy55857l.shtml
	MLF® Application Note	www.amkor.com/products/notes_papers/MLF_AppNote_0902.pdf
HBW Solutions	New Products and Applications	www.micrel.com/product-info/products/solutions.shtml

8-PIN *Micro*LeadFrame® (MLF-8)

PIN #1 ID
BY MARKING

2.000±0.050

2.000±0.050

TOP VIEW

0.350

0.250 8   1

7   2   1.200
EXP. PAD
R0.100
0.500   6   3

5   4

0.600
EXP. PAD

BOTTOM VIEW

0.900±0.0254

0.000−0.050

1   2   3

0.200±0.0254

SIDE VIEW

NOTE:
1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. MAX. PACKAGE WARPAGE IS 0.05 mm.
3. MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS.
4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.

Package Notes:

1. Package meets Level 2 qualification.

2. All parts are dry-packaged before shipment.

3. Exposed pads must be soldered to a ground for proper thermal management.