### SY89856U



2GHz, Low-Power, 1:6 LVPECL Fanout Buffer with 2:1 Input MUX and Internal Termination

### **General Description**


The SY89856U is a 2.5V/3.3V precision, high-speed, 1:6 fanout capable of handling clocks up to 2.0GHz. A differential 2:1 MUX input is included for redundant clock switchover applications.

The differential input includes Micrel's unique, 3-pin input termination architecture that allows the device to interface to any differential signal (AC- or DC-coupled) as small as 100mV (200mV<sub>pp</sub>) without any level shifting or termination resistor networks in the signal path. The outputs are LVPECL (100k, temperature compensated), with extremely fast rise/fall times guaranteed to be less than 200ps.

The SY89856U operates from a 2.5V  $\pm$ 5% supply or a 3.3V  $\pm$ 10% supply and is guaranteed over the full industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. The SY89856U is part of Micrel's high-speed, Precision Edge<sup>®</sup> product line.

All support documentation can be found on Micrel's web site at: www.micrel.com.

### **Functional Block Diagram**



Precision Edge is a registered trademark of Micrel, Inc. MLF and *Micro*LeadFrame registered are trademarks of Amkor Technology.



#### **Features**

- 6 ultra-low skew copies of the selected input
- 2:1 MUX input included for clock switchover applications
- Low power: 225mW typical (2.5V)
- 2.5V to 3.3V supply voltage
- Unique input isolation design minimizes crosstalk
- Guaranteed AC performance over temperature and voltage:
  - Clock frequency range: DC to >2.0GHz
  - <400ps IN-to-OUT  $t_{pd}$
  - <200ps  $t_r/t_f$  times
  - <30ps skew (output-to-output)</p>
- Ultra-low jitter design:
  - <1ps<sub>RMS</sub> random jitter
  - <10ps<sub>PP</sub> total jitter (clock)
  - <1ps<sub>RMS</sub> cycle-to-cycle jitter
  - <0.7ps<sub>RMS</sub> crosstalk-induced jitter
- Unique input termination and VT pin accepts DCand AC-coupled inputs (CML, PECL, LVDS)
- 100k LVPECL compatible output swing
- –40°C to +85°C industrial temperature range
- Available in 32-pin (5mm x 5mm) MLF<sup>®</sup> package

### **Applications**

- · Redundant clock distribution
- All SONET/SDH clock/data distribution
- · All Fibre Channel distribution
- · All Gigabit Ethernet clock distribution

#### **Markets**

- LAN/WAN
- · Enterprise servers
- ATE
- · Test and measurement

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com


# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY89856UMG	MLF-32	Industrial	SY89856U with Pb-Free bar-line indicator	NiPdAu Pb-Free
SY89856UMGTR <sup>(2)</sup>	MLF-32	Industrial	SY89856U with Pb-Free bar-line indicator	NiPdAu Pb-Free

#### Notes:

- 1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25$ °C, DC Electricals only.
- 2. Tape and Reel.

## **Pin Configuration**



32-Pin MLF® (MLF-32)

# **Pin Description**

Pin Number	Pin Name	Pin Function
1,4 5, 8	INO, /INO IN1, /IN1	Differential Input: These input pairs are the differential signal inputs to the device. These inputs accept AC- or DC-coupled signals as small as 100mV (200mV <sub>p-p</sub> ). Each pin of a pair internally terminates to a VT pin through $50\Omega$ . Note that these inputs will default to an indeterminate state if left open. Please refer to the "Input Interface Applications" section for more details.
2, 6	VT0, VT1	Input Termination Center-Tap: Each side of the differential input pair terminates to a VT pin. The VT0 and VTI pins provide a center-tap to a termination network for maximum interface flexibility. See "Input Interface Applications" section for more details.
31	SEL	This single-ended TTL/CMOS-compatible input selects the inputs to the multiplexer. Note that this input is internally connected to a $25k\Omega$ pull-up resistor and will default to logic HIGH state if left open. The MUX select switchover function is asynchronous.
10	NC	No connect.
11, 16, 18, 23, 25, 30	VCC	Positive Power Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors as close to VCC pins as possible.
29, 28 27, 26 22, 21 20, 19 15, 14 13, 12	Q0, /Q0, Q1, /Q1, Q2, /Q2, Q3, /Q3, Q4, /Q4, Q5, /Q5	Differential Outputs: These 100k (temperature compensated) LVPECL output pairs are low skew copies of the selected input. Unused output pins may be left floating. Please refer to the "LVPECL Output Interface Applications" for details.
9, 17, 24, 32	GND, Exposed Pad	Ground: Ground pins and exposed pad must be connected to the same ground plane.
3, 7	VREF-AC0 VREF-AC1	Reference Voltage: This output biases to $V_{CC}$ –1.2V. It is used for AC-coupling inputs (IN, /IN). Connect VREF_AC directly to the VT pin. Bypass with 0.01µF low ESR capacitor to $V_{CC}$ . See "Input Interface Applications" section. Maximum sink/source current is $\pm 1.5$ mA. Due to the limited drive capability use for input at the same package only.

# **LVPECL Output Interface Applications**

SEL	Output	
0	IN0 Input Selected	
1	IN1 Input Selected	

# Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>CC</sub> )	0.5V to +4.0V
Input Voltage (V <sub>IN</sub> )	
LVPECL Output Current (I <sub>OUT</sub> )	
Continuous	50mA
Surge	100mA
Termination Current	
Source or sink current on V <sub>T</sub>	±100mA
V <sub>REF-AC</sub> Source or sink current	±2.0mA
Lead Temperature (soldering, 20 se	c.)+260°C
Storage Temperature (T <sub>s</sub> )	65°C to 150°C

# Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>CC</sub> )	.+2.375V to +2.625\
	+3.0V to +3.6V
Ambient Temperature (T <sub>A</sub> )	40°C to +85°0
Ambient Temperature (T <sub>A</sub> ) Package Thermal Resistance <sup>(3)</sup>	
MLF <sup>®</sup> (θ <sub>JA</sub> )	
Still-Air	35°C/V
MLF <sup>®</sup> (ψ <sub>JB</sub> )	
Junction-to-Board	16°C/V

## DC Electrical Characteristics<sup>(4)</sup>

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply Voltage		2.375	2.5	2.625	V
			3.0	3.3	3.6	V
I <sub>CC</sub>	Power Supply Current	No load, max V <sub>CC</sub> .		90	140	mA
R <sub>IN</sub>	Input Resistance (IN-to-V <sub>T</sub> )		45	50	55	Ω
R <sub>DIFF_IN</sub>	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V <sub>IH</sub>	Input High Voltage (IN, /IN)	Note 5	V <sub>IH</sub> -1.6		V <sub>CC</sub>	V
V <sub>IL</sub>	Input Low Voltage (IN, /IN)		0		V <sub>IH</sub> -0.1	V
V <sub>IN</sub>	Input Voltage Swing (IN, /IN)	See Figure 1a.	0.1		1.7	V
$V_{DIFF\_IN}$	Differential Input Voltage Swing  IN-/IN	See Figure 1b.	0.2			V
V <sub>T_IN</sub>	IN-to-V <sub>T</sub> (IN, /IN)				1.28	V
V <sub>REF-AC</sub>	Output Reference Voltage		V <sub>CC</sub> -1.3	V <sub>CC</sub> -1.2	V <sub>CC</sub> -1.1	V

#### Notes:

- 4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 5.  $V_{IH}$  (min) not lower than 1.2V.

<sup>1.</sup> Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to an absolute maximum ratings for extended periods may affect device reliability.

<sup>2.</sup> The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

<sup>3.</sup> Package thermal resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB. θ<sub>JA</sub> and ψ<sub>JB</sub> values are determined for a 4-layer board in still air, unless otherwise stated.

# LVPECL Outputs DC Electrical Characteristics<sup>(6)</sup>

 $V_{CC}$  = 2.5V ±5% or 3.3V ±10%;  $T_A$  = -40°C to + 85°C;  $R_L$  = 50 $\Omega$  to  $V_{CC}$  - 2V, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>OH</sub>	Output HIGH Voltage		V <sub>CC</sub> -1.145		V <sub>CC</sub> -0.895	V
V <sub>OL</sub>	Output LOW Voltage		V <sub>CC</sub> -1.945		V <sub>CC</sub> -1.695	V
V <sub>OUT</sub>	Output Voltage Swing	See Figure 1a.	550	800		mV
V <sub>DIFF-OUT</sub>	Differential Output Voltage Swing	See Figure 1b.	1.1	1.6		V

# LVTTL/CMOS DC Electrical Characteristics<sup>(6)</sup>

 $V_{CC}$  = 2.5V ±5% or 3.3V ±10%;  $T_A$  = -40°C to + 85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		2.0			V
V <sub>IL</sub>	Input LOW Voltage				0.8	V
I <sub>IH</sub>	Input HIGH Current		-125		30	μA
I <sub>IL</sub>	Input LOW Current		-300			μA

#### Note:

<sup>6.</sup> The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

# AC Electrical Characteristics<sup>(7)</sup>

 $V_{CC}$  = 2.5V ±5% or 3.3V ±10%;  $T_A$  = -40°C to + 85°C,  $R_L$  = 50 $\Omega$  to  $V_{CC}$ -2V, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum Operating Frequency	V <sub>OUT</sub> ≥ 400mV	2.0	3.0		GHz
t <sub>pd</sub>	Differential Propagation Delay					
	(IN0 or IN1-to-Q)		200	280	400	ps
	(SEL-to-Q)		140		460	ps
∆t <sub>pd</sub> Tempco	Differential Propagation Delay Temperature Coefficient			65		fs/°C
t <sub>SKEW</sub>	Output-to-Output	Note 8		10	30	ps
	Part-to-Part	Note 9			150	ps
t <sub>JITTER</sub>	Clock Cycle-to-Cycle Jitter	Note 10			1	ps <sub>(rms)</sub>
	Deterministic Jitter (DJ)	Note 11			10	ps <sub>(rms)</sub>
	Random Jitter (RJ)	Note 12			1	ps <sub>(pp)</sub>
	Total Jitter (TJ)	Note 13			10	ps <sub>(pp)</sub>
	Adjacent Channel	Note 14			0.7	ps <sub>(rms)</sub>
	Crosstalk-Induced Jitter					
t <sub>r,</sub> t <sub>f</sub>	Output Rise/Fall Time	Full swing, 20% to 80%.	75	130	200	ps


#### Notes:

- High-frequency AC-parameters are guaranteed by design and characterization. 7.
- Output-to-output skew is measured between outputs under identical input conditions.
- Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs.
- 10. Cycle-to-cycle jitter definition: the variation of periods between adjacent cycles, T<sub>n</sub> T<sub>n-1</sub> where T is the time between rising edges of the output signal.
- 11. Deterministic Jitter is measured at 2.5 Gbps/3.2 Gbps, with both K28.5 and  $2^{23}$ -1 PRBS pattern.
- 12. Random Jitter is measured with a K28.7 character pattern, measured at 2.5Gbps.
- 13. Total Jitter definition: with an ideal clock input of frequency < f<sub>MAX</sub>, no more than one output edge in 10<sup>12</sup> output edges will deviate by more than the specified peak-to-peak jitter value.
- 14. Crosstalk is measured at the output while applying two similar differential clock frequencies that are asynchronous with respect to each other at the inputs.

SY89856U Micrel, Inc.


## **Typical Operating Characteristics**

 $V_{CC} = 3.3V$ , GND = 0V,  $V_{IN} \ge 400$ mV,  $t_r/t_f \le 300$ ps,  $T_A = 25$ °C, unless otherwise stated.





#### **Functional Characteristics**


 $V_{CC} = 3.3V$ , GND = 0V,  $V_{IN} \ge 400$ mV,  $t_r/t_f \le 300$ ps,  $T_A = 25$ °C, unless otherwise stated.



TIME (750ps/div.)








7 August 2007 M9999-082907-C

# **Singled-Ended and Differential Swings**








Figure 1b. Differential Voltage Swing

## **Timing Diagrams**

Downloaded from Elcodis.com electronic components distributor





SY89856U Micrel, Inc.

## **Input and Output Stages**




Figure 2a. Simplified Differential Input Stage




Figure 2b. Simplified LVPECL Output Stage

## **Input Interface Applications**




Figure 3a. LVPECL Interface (DC-Coupled)

IN

 $\mathsf{V}_{\mathsf{REF-AC}}$ 

SY89856U

 $V_{CC}$ 





Figure 3b. LVPECL Interface (AC-Coupled)



Option: may connect  $V_T$  to  $V_{CC}$ 




Figure 3d. CML Interface (AC-Coupled)

Downloaded from Elcodis.com electronic components distributor

0.1µF

 $V_{\mathsf{REF-AC}}$ 


Figure 3e. LVDS Interface (DC-Coupled)

Figure 3c. CML Interface (DC-Coupled)

## **LVPECL Output Interface Applications**

LVPECL has a high input impedance and a very low output impedance (open emitter), and a small signal swing which results in low EMI. LVPECL is ideal for driving  $50\Omega$  and  $100\Omega$ -controlled impedance transmission lines. There are several techniques for


terminating the LVPECL output: Parallel Termination-Thevenin Equivalent, Parallel Termination (3-resistor), and AC-coupled Termination. Unused output pairs may be left floating. However, single-ended outputs must be terminated, or balanced.



#### Notes:

1. For 2.5V systems, R1 =  $250\Omega$ , R2 =  $62.5\Omega$ .

Figure 4a. Parallel Termination-Thevenin Equivalent



#### Notes:


- 2. Power-saving alternative to Thevenin termination.
- 3. Place termination resistors as close to destination inputs as possible.
- 4.  $R_b$  resistor sets the DC bias voltage, equal to  $V_T$ .
- 5. For 2.5V systems,  $R_b = 19\Omega$ .


Figure 4b. Parallel Termination (3-Resistors)

#### **Related Documentation**


Part Number	Function	Data Sheet Link
SY58035U	4.5GHz, 1:6 LVPECL Fanout Buffer with 2:1 MUX Input and Internal Termination	www.micrel.com/product-info/products/sy58035u.html
	MLF® Application Note	www.amkor.com/products/notes_papers/MLFappnote.pdf
HBW Solutions	New Products and Applications	www.micrel.com/product-info/products/solutions.shtml

## 32-Pin MicroLeadFrame® (MLF-32)





	DIMENSION					
	(mm)					
Ì	MIN.	NOM.	MAX.			
Α	-	0.85	1.00			
A1	0.00	0.01	0.05			
A2	-	0.65	0.80			
A3		0.20 REF.				
D		5.00 BSC				
D1		4.75 BSC				
D2	3.15	3.30	3.45			
E		5.00 BSC				
E1		4.75 BSC				
E2	3.15	3.30	3,45			
Ð			12"			
Р	0.24	0.42	0.60			
е	0.50 BSC					
N	32					
L	0.30	0.40	0.50			
b	0.18	0.23	0.30			



#### NOTE:

- TE:
  ALL DIMENSIONS ARE IN MILLIMETERS.

  N IS THE NUMBER OF TERMINALS.
  THE NUMBER OF TERMINALS PER SIDE IS N/4.
  THE PIN#1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF PACKAGE BY USING IDENTIFICATION MARK OR OTHER FEATURE OF PACKAGE BODY.
  PACKAGE WARPAGE MAX 0.05mm.
- APPLIED FOR EXPOSED PAD AND TERMINALS.

### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.

 $Downloaded \ from \ \underline{Elcodis.com} \ \ electronic \ components \ distributor$