



500MHz 1:16 3.3V-to-2.5V LVPECL Fanout Buffer

General Description

The SY898530U is a 1:16 Fanout buffer which can accept most standard differential logic levels and outputs the signal as a differential 2.5V LVPECL signal. The part can amplify input signals as small as 150mVpp to the full LVPECL output swing. The SY898530U is well suited for clock distribution applications which demand versatility and low-skew performance. It is pin-to-pin compatible with IDT's ICS8530 fanout buffer.

The SY898530U operates from a 3.3V \pm 5% core power supply and a 2.5V \pm 5% output supply and is guaranteed over the full commercial temperature range (0°C to +70°C). It is available in a 48-pin TQFP lead-free package.

Datasheets and support documentation can be found on Micrel's web site at: www.micrel.com.

Functional Block Diagram

CLK /CLK 00 /00 /08 09 01 /Q9 Q10 QZ /010 /02 Q11 03 /011 /03 012 04 /Q12 /04 Q13 /013 /05 014 /014 /06 Q15 Q7 /Q15 /07

Precision Edge is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

Features

- 16 Differential 2.5V LVPECL outputs
- Differential CLK inputs. Accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL logic levels
- Translates any single-ended input signal to 2.5V LVPECL levels with a resistor bias on /CLK input
- 500MHz max output frequency
- <50ps Output Skew</p>
- <250ps Part-to-Part Skew
- <2ns Propagation Delay
- 3.3V Core, 2.5V output operating supply
- 0°C to +70°C operating temperature
- Available in 48-pin TQFP package
- Pin-to-Pin compatible with ICS8530

Applications

- Data distribution
- High performance PCs
- Communications
- Parallel processor-based systems

Ordering Information⁽¹⁾


Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY898530UTZ	TQFP-48	Commercial	SY898530UTZ with Pb-Free bar-line indicator	Matte-Sn
SY898530UTZTR ⁽²⁾	TQFP-48	Commercial	SY898530UTZ with Pb-Free bar-line indicator	Matte-Sn

Notes:

1. Contact factory for die availability. Dice are guaranteed at T_A = 25°C, DC Electricals only.

2. Tape and Reel.

Pin Configuration



48-Pin TQFP (TQFP-48)

Pin Description

Pin Number	Pin Name	Pin Function
36, 37	CLK, /CLK	Differential Clock Inputs. Accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL logic levels. CLK is internally connected to a pull-down resistor, /CLK is internally connected to a pull-up resistor. See "Pin Characteristics" for typical values.
33, 34	Q0, /Q0	2.5V LVPECL Differential Output Pairs. Differential buffered copies of the input
31, 32	Q1, /Q1	signal. The output swing is typically 740mV. See Interface Applications for termination information.
28, 29	Q2, /Q2	
26, 27	Q3, /Q3	
22, 23	Q4, /Q4	
20, 21	Q5, /Q5	
17, 18	Q6, /Q6	
15, 16	Q7, /Q7	
9, 10	Q8, /Q8	
7, 8	Q9, /Q9	
4, 5	Q10, /Q10	
2, 3	Q11, /Q11	
46, 47	Q12, /Q12	
44, 45	Q13, /Q13	
41, 42	Q14, /Q14	
39, 40	Q15, /Q15	
1, 11, 14, 24,	VCCO	Output Power Supply: Bypass with 0.1µF//0.01µF low ESR capacitors as close to
25, 35, 38, 48		the V_{CCO} pins as possible. Supplies the output buffers.
12, 13	VCC	Core Power Supply: Bypass with 0.1μ F// 0.01μ F low ESR capacitors as close to the V _{CC} pins as possible. Supplies input and core circuitry.
6, 19, 30, 43	VEE	Ground

Pin Characteristics

Symbol	Description	Min	Тур	Max	Units
C _{IN}	Input Capacitance		4		pF
R _{PULLUP}	Input Pull Up Resistor		50		KΩ
R _{PULLDOWN}	Input Pull Down Resistor		30		KΩ

Clock Input Function Table

Inj	outs	Out	puts	Input to Output Mode	Polarity	
CLK	/CLK	Qx	/Qx	input to Output Mode	Polarity	
0	1	Low	High	Differential to Differential	Non-Inverting	
1	0	High	Low	Differential to Differential	Non-Inverting	
0	Biased ⁽¹⁾	Low	High	Single-Ended to Differential	Non-Inverting	
1	Biased ⁽¹⁾	High	Low	Single-Ended to Differential	Non-Inverting	
Biased ⁽¹⁾	0	High	Low	Single-Ended to Differential	Inverting	
Biased ⁽¹⁾	1	Low	High	Single-Ended to Differential	Inverting	

Note:

1. Refer to Interface Applications for Single-Ended Interfaces.

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V _{CC})	4.6V
Input Voltage (VIN)	
LVPECL Output Current (I _{OUT})	
Continuous	50mA
Surge	100mA
Lead Temperature (soldering, 20sec.).	260°C
Storage Temperature (T _s)	.–65°C to +150°C

Operating Ratings⁽²⁾

Supply Voltage (V_{CC}) Output Supply Voltage (V_{CCO}) Ambient Temperature (T_A) Package Thermal Resistance ⁽³⁾	2.375V to 2.625V
TQFP	
Still-air (θ _{JA})	48°C/W
Junction-to-Case (θ_{JC})	25°C/W

DC Electrical Characteristics⁽⁶⁾

 V_{CC} = 3.135V to 3.465V, V_{CCO} = 2.375V to 2.625V, T_A = 0°C to +70°C, unless otherwise stated.

Symbol	Parameter		Condition	Min	Тур	Мах	Units
V _{CC}	Power Supply Voltage Range			3.135	3.3	3.465	V
V _{CCO}	Output Power Supply			2.375	2.5	2.625	
IEE	Power Supply Current		Max. V _{CC} , V _{CCO}			125	mA
l lan		CLK	$V_{CC} = V_{IN} = 3.465V$			150	uA
IIH	Input HIGH Current	/CLK				5	uA
	Input I OW Current	CLK		-5			uA
IIL	Input LOW Current	/CLK	$-V_{\rm CC} = 3.465 V, V_{\rm IN} = 0.5 V$	-150			uA
V _{PP}	Peak-to-Peak Input Swing			0.15		1.3	V
V_{CMR}	Common Mode Input	Voltage	Note 4, 5	0.5		V _{cc} -0.85	V

PECL Outputs DC Electrical Characteristics⁽⁶⁾

 V_{CC} = 3.135V to 3.465V, V_{CCO} = 2.375V to 2.625V, T_A = 0°C to +70°C, Outputs terminated with 50_ to V_{CCO} -2V unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Мах	Units
V _{OH}	Output HIGH Voltage		V _{cco} -1.1		V _{CCO} -0.7	V
V _{OL}	Output LOW Voltage		V _{CCO} -2.0		V _{CCO} -1.4	V
Vout	Output Voltage Swing		0.55		0.93	V

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ_{JB} and θ_{JA} values are determined for a 4-layer board in still-air number, unless otherwise stated. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

4. For single-ended applications, the maximum input voltage for CLK, /CLK is $V_{\rm CC}\text{+}0.3V.$

5. Common mode voltage is defined as $V_{\mbox{\tiny IH}}.$

6. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC Electrical Characteristics

 V_{CC} = 3.135V to 3.465V, V_{CCO} = 2.375V to 2.625V, T_A = 0°C to +70°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Мах	Units
f _{MAX}	Maximum Frequency		500			MHz
t _{PD}	Propagation Delay	Note 7	1		2	ns
t _{Skew}	Output-to-Output skew	Note 8, 10		26	50	ps
	Part-to-Part Skew	Notes 9, 10			2	ps
t _R , t _F	Output Rise/Fall Times (20% to 80%)	At full output swing.	300		700	ps
	Duty Cycle		47	50	53	%

Notes:


7. Measured from the differential input crossing point to the differential output crossing point.

8. Output-to-Output skew is the difference in time between outputs, receiving data from the same input, for the same temperature, voltage and transition.

9. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.


10. This parameter is defined in accordance with JEDEC Standard 65.

Timing Diagrams



Typical Characteristics

 V_{CC} = 3.3V, V_{CCO} = 2.5V, T_A = 25°C, Input Signal = 800mV



Output Interface Applications




Figure 1. Parallel Termination-Thevenin Equivalent

Notes:

- 1. For +2.5V systems: $R1 = 250\Omega$, $R2 = 82.5\Omega$.
- 2. For +5.0V systems: R1 = 82Ω, R2 = 130Ω.




Figure 2. Three-Resistor "Y-Termination"

Notes:

- 1. Power-saving alternatives to Thevenin termination.
- 2. Place termination resistors as close to destination inputs as possible.
- 3. R_b resistor sets the DC bias voltage, equal to V_t. For +3.3V systems R_b = 46 Ω to 50 Ω . For +5V systems, R_b = 110 Ω .




Figure 3. Terminating Unused I/O

Notes:

- 1. Unused output (/Q) must be terminated to balance the output.
- 2. For 2.5V systems: R1 = 250 Ω , R2 = 62.5 Ω , R3 = 1.25k Ω , R4 = 1.2k Ω .

Input Interface Applications




Figure 4. CLK and /CLK Input Driven By 1.8V LVHSTL




Figure 5. CLK and /CLK Input Driven By 3.3V LVDS Driver





Figure 6. CLK and /CLK Input Driven By 3.3V LVPECL Driver with AC Couple

Notes:

1. For +2.5V systems: R1 & R2 = 250 Ω , R3 & R4 = 82.5 Ω .

2. For +5.0V systems: R1 & R2 = 82Ω, R3 & R4 = 130Ω.

Package Information



48-Pin TQFP (TQFP-48)

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2009 Micrel, Incorporated.