

Precision Differential 3.3V, Low Skew, 1:4 Crystal Oscillator/LVCMOS/LVTTL -to-LVPECL Fanout Buffer

#### **General Description**

The SY898535XL is a 3.3V, low skew, 1:4 Crystal Oscillator/LVCMOS/LVTTL-to-LVPECL fanout buffer with selectable single ended clock or crystal inputs. The clock input accepts LVCMOS or LVTTL input levels and translate them to 3.3V LVPECL levels. To eliminate runt pulses on the outputs during asynchronous assertion/de-assertion of the clock enable pin, the clock enable is synchronized with the input signal.

The SY898535XL operates from a 3.3V  $\pm$ 5% supply and is guaranteed over the full industrial temperature range of -40°C to +85°C. The SY898535XL is part of Micrel's high-speed, Precision Edge<sup>®</sup> product line.

Datasheets and support documentation can be found on Micrel's web site at: <u>www.micrel.com</u>.

#### D CLK EN Q LE Q0 XTAL IN /00 osc Q1 /Q1 XTAL\_OUT CLK\_SEL Q2 /Q2 Q3 /Q3

### **Functional Block Diagram**

#### Features

- Provides four differential 3.3V LVPECL copies
- Selects between single-ended CLK or crystal inputs
- CLK accepts LVCMOS or LVTTL input levels
- Guaranteed AC performance over temperature and supply voltage:

235MHz Maximum output frequency

- <1.65ns Propagation delay (In-to-Q)
- <30ps Output skew
- <200ps Part-to-part skew Additive phase jitter, RMS: 0.09ps (typical)
- 3.3V ±5% supply voltage
- -40°C to +85°C industrial temperature operating range
- Available in a 20-pin TSSOP package

### Applications

- Gigabit Ethernet
- 10Gigabit Ethernet
- SONET/SDH
- PCI

#### Markets

- LAN/WAN
- Enterprise servers
- ATE
- Test and measurement

Precision Edge is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking
SY898535XLKY	K4-20-1	Industrial	898535XL with Pb-Free Bar-Line Indicator
SY898535XLKYTR <sup>(2)</sup>	K4-20-1	Industrial	898535XL with Pb-Free Bar-Line Indicator

#### Notes:


1. Contact factory for die availability. Dice are guaranteed at  $T_A$  = 25°C, DC Electricals Only.

2. Tape and Reel.

### **Truth Table**

Inputs			Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0:Q3	/Q0:/Q3	
0	0	CLK	Disabled: LOW	Disabled: HIGH	
0	1	XTAL	Disabled: LOW	Disabled: HIGH	
1	0	CLK	Enabled	Enabled	
1	1	XTAL	Enabled	Enabled	

## **Pin Configuration**



#### 20-Pin TSSOP (K4-20-1)

## **Pin Description**

Pin Number	Pin Name	Pin Function
1	V <sub>EE</sub>	Ground.
2	CLK_EN	Single-Ended Input: This TTL/CMOS input disables and enables the Q0-Q3 outputs. It is internally connected to a 51k $\Omega$ pull-up resistor and will default to a logic HIGH state if left open. When disabled, Q goes LOW and /Q goes HIGH. CLK_EN being synchronous, outputs will be enabled/disabled following a rising and a falling edge of the input clock. V <sub>TH</sub> = is approximately 1.5V.
3	CLK_SEL	Single-Ended Input: This single-ended TTL/CMOS-compatible input selects the input to the multiplexer. If HIGH, selects XTAL input. If LOW, it selects CLK input. Note that this input is internally connected to a 51k $\Omega$ pull-down resistor and will default to logic LOW state if left open. V <sub>TH</sub> = is approximately 1.5V.
4	CLK	Single-Ended Input: This LVCMOS or LVTTL signal is the input signal to the device. It is internally connected to a 51k $\Omega$ pull-down resistor and will default to a logic LOW state if left open. This input is selected when CLK_SEL is set to logic LOW.
6, 7	XTAL_IN, XTAL_OUT	Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
5, 8, 9	NC	Unused Pins
10, 13, 18	VCC	Positive Power Supply Pins: Bypass with $0.1\mu\text{F}  0.01\mu\text{F}$ low ESR capacitors as close to the $V_{CC}$ pins as possible.
20, 19 17, 16 15, 14 12, 11	Q0, /Q0 Q1, /Q1 Q2, /Q2 Q3, /Q3	LVPECL Differential Output Pairs: Differential buffered output copies the selected input signal. The output swing is typically 800mV. Unused output pairs may be left floating with no impact on jitter. See "Truth Table" below.

## Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>CC</sub> )	
Input Voltage (V <sub>IN</sub> )	
LVPECL Output Current (I <sub>OUT</sub> )	
Continuous	50mA
Surge	100mA
Lead Temperature (soldering, 20 sec.).	+260°C
Storage Temperature (T <sub>s</sub> )	–65°C to 150°C

# **Operating Ratings**<sup>(2)</sup>

Supply Voltage (V <sub>CC</sub> )	+3.135V to +3.465V
Ambient Temperature (T <sub>A</sub> )	40°C to +85°C
Package Thermal Resistance <sup>(3)</sup>	
TSSOP (θ <sub>JA</sub> )	
Still-Air	73.2°C/W

## Power Supply DC Electrical Characteristics<sup>(4)</sup>

 $V_{CC}$  = 3.3V ±5%; T<sub>A</sub> = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>cc</sub>	Power Supply		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current	No load, max $V_{CC}$			60	mA

### LVCMOS/LVTTL DC Electrical Characteristics<sup>(4)</sup>

 $V_{CC}$  = 3.3V ±5%; T<sub>A</sub> = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter		Condition	Min	Тур	Max	Units
VIH	Input High Voltage			2		$V_{CC}$ + 0.3V	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current	CLK, CLK_SEL	$V_{IN} = V_{CC} = 3.465V$			150	μA
		CLK_EN	$V_{IN} = V_{CC} = 3.465V$			5	μA
IIL	Input Low Current	CLK, CLK_SEL	$V_{IN} = 0V, V_{CC} = 3.465V$	-5			μA
		CLK_EN	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μA

# LVPECL DC Electrical Characteristics<sup>(4)</sup>

 $V_{CC}$  = 3.3V ±5%; T<sub>A</sub> = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Мах	Units
V <sub>OH</sub>	Output High Voltage <sup>(5)</sup>		V <sub>CC</sub> - 1.4		$V_{CC} - 0.9$	V
V <sub>OL</sub>	Output Low Voltage <sup>(5)</sup>		$V_{CC} - 2.0$		V <sub>CC</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

Notes:

- 3.  $\theta_{JA}$  value is determined for a 4-layer board in still air unless otherwise stated.
- 4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 5. 50 $\Omega$  to V<sub>cc</sub>-2V terminated outputs.

<sup>1.</sup> Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2.</sup> The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

## **Crystal Characteristics**

Parameter	Condition	Min.	Тур.	Max.	Units
Mode of Oscillation			Fundar	nental	
Frequency		12	25	40	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitor, C0				7	pF
Correlation Drive Level				1	mW

## AC Electrical Characteristics<sup>(6)</sup>

 $V_{CC}$  = 3.3V ±5%;  $R_L$  = 50 $\Omega$  to  $V_{CC}$ -2V;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum Operating Frequency				235	MHz
t <sub>PD</sub>	Propagation Delay <sup>(7)</sup>		1.40		1.75	ns
<b>t</b> JITTER	Additive Phase Jitter	155.52MHz,		0.057		<b>ps</b> <sub>RMS</sub>
		(Integration Range: 12kHz-20MHz)				
<b>t</b> SKEW	Output-to-Output Skew <sup>(8)</sup>			30		ps
	Part-to-Part Skew <sup>(9)</sup>				200	ps
t <sub>r,</sub> t <sub>f</sub>	Output Rise/Fall Time	20% to 80%	300		600	ps
odc	Output Duty Cycle		46	50	54	%

#### Notes:

6. High-frequency AC-parameters are guaranteed by design and characterization.

7. Measured from  $V_{CC}/2$  of the input to the differential output crossing point.

8. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

9. Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

# **Timing Diagrams**




Figure 1a. CLK\_EN Timing Diagram




Figure 1b. Propagation Delay





Figure 1c. Output-to-Output Skew

#### **Package Information**



A THIS DIMENSION INCLUDES LEAD FINISH.

1.

2 /3.

20-Pin TSSOP (K4-20-1)

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2011 Micrel, Incorporated.