

2.5V ULTRA-PRECISION 1:4 LVDS FANOUT BUFFER/TRANSLATOR WITH INTERNAL TERMINATION

FEATURES



Guaranteed AC performance over temperature and voltage:

- DC-to >2.0GHz throughput
- <570ps propagation delay (IN-to-Q)
- <20ps within-device skew
- <200ps rise/fall time
- Ultra-low jitter design:
 - <1ps_{RMS} cycle-to-cycle jitter
 - <1ps_{RMS} random jitter
 - <10ps_{PP} deterministic jitter
 - <10ps_{PP} total jitter (clock)
- Unique, patent-pending input termination and VT pin accepts DC- and AC-coupled inputs
- High-speed LVDS outputs
- 2.5V voltage supply operation
- Industrial temperature range: -40°C to +85°C
- Available in 16-pin (3mm x 3mm) MLF[®] package

DESCRIPTION

The SY89832U is a 2.5V, high-speed, 2GHz differential LVDS (Low Voltage Differential Swing) 1:4 fanout buffer optimized for ultra-low skew applications. Within device skew is guaranteed to be less than 20ps over supply voltage and temperature.


The differential input buffer has a unique internal termination design that allows access to the termination network through a VT pin. This feature allows the device to easily interface to different logic standards. A VREF–AC reference output is included for AC-coupled applications.

The SY89832U is a part of Micrel's high-speed clock synchronization family. For 3.3V applications, see SY89833L. For applications that require a different I/O combination, consult Micrel's website at: www.micrel.com, and choose from a comprehensive product line of high-speed, low-skew fanout buffers, translators and clock generators.

APPLICATIONS

- Processor clock distribution
- SONET clock distribution
- Fibre Channel clock distribution
- Gigabit Ethernet clock distribution

FUNCTIONAL BLOCK DIAGRAM



Precision Edge is a registered trademark of Micrel, Inc.

MicroLeadFrame and MLF are registered trademarks of Amkor Technology, Inc.


TYPICAL PERFORMANCE

frequency() <u>Evrent Measure</u> Frequency() <u>Evrent Measure</u> Rise time() 133 ps 131.9 ps 4.1 ps 116 ps 139 ps <u>8.1 mon</u> Fail time() 124 ps 124.2 ps 4.0 ps 116 ps 139 ps <u>8.1 mon</u> TIME (200ps/div.)

622MHz Output

August 2007

PACKAGE/ORDERING INFORMATION



Ordering Information⁽¹⁾

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY89832UMI	MLF-16	Industrial	832U	Sn-Pb
SY89832UMITR ⁽²⁾	MLF-16	Industrial	832U	Sn-Pb
SY89832UMG ⁽³⁾	MLF-16	Industrial	832U with Pb-Free bar line indicator	NiPdAu Pb-Free
SY89832UMGTR ^(2, 3)	MLF-16	Industrial	832U with Pb-Free bar line indicator	NiPdAu Pb-Free

Notes:

1. Contact factory for die availability. Dice are guaranteed at $T_A = 25^{\circ}C$, DC Electricals only.

2. Tape and Reel.

3. Pb-Free package is recommended for new designs.

PIN DESCRIPTION

Pin Number	Pin Name	Pin Function
15, 16 1, 2 3, 4 5, 6	Q0, /Q0 Q1, /Q1 Q2, /Q2 Q3, /Q3	LVDS Differential (Outputs): Normally terminated with 100ý across the pair (Q, /Q). See "LVDS Outputs" section, Figure 2a. Unused outputs should be terminated with a 100ý resistor across each pair.
8	EN	This single-ended TTL/CMOS-compatible input functions as a synchronous output enable. The synchronous enable ensures that enable/disable will only occur when the outputs are in a logic LOW state. Note that this input is internally connected to a 25ký pull-up resistor and will default to logic HIGH state (enabled) if left open.
9, 12	/IN, IN	Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs accept AC- or DC-Coupled differential signs as small as 100mV. Each pin of a pair internally terminates to a VT pin through 50ý. Note that these inputs will default to an intermediate state if left open. Pleae refer to the "Input Interface Applications" section for more details.
10	VREF–AC	Reference Voltage: These outputs bias to V_{CC} -1.4V. They are used when AC coupling the inputs (IN, /IN). For AC-Coupled applications, connect VREF-AC to VT pin and bypass with 0.01µF low ESR capacitor to V_{CC} . See "Input Interface Applications" section for more details. Maximum sink/source current is ±1.5mA. Due to the limited drive capability, each VREF-AC pin is only intended to drive its respective VT pin.
11	VT	Input Termination Center-Tap: Each side of the differential input pair terminates to a VT pin. The VT pins provide a center-tap to a termination network for maximum interface flexibility. See "Input Interface Applications" section for more details.
13	GND	Ground. GND pins and exposed pad must be connected to the most negative potential of the device ground.
7, 14	VCC	Positive Power Supply: Bypass with $0.1\mu F/\!/0.01\mu F$ low ESR capacitors and place as close to each VCC pin as possible.

TRUTH TABLE

IN	/IN	EN	Q	/Q
0	1	1	0	1
1	0	1	1	0
Х	Х	0	0 ⁽¹⁾	1 ⁽¹⁾

Note 1. On next negative transition of the input signal (IN).

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V _{CC})0.5V to +4.0V
Input Voltage (V _{IN})0.5V to V _{CC} +0.3V
LVDS Output Current (I _{OUT})±10mA
Input Current
Source or Sink Current on (IN, /IN)±50mA
VREF-AC Current
Source or Sink Current on (I _{VT})±2mA
Lead Temperature (soldering, 20sec.) 260°C
Storage Temperature (T_S)65°C to +150°C

Operating Ratings⁽²⁾

Supply Voltage Range	. +2.375V to 2.625V
Ambient Temperature (T _A)	40°C to +85°C
Package Thermal Resistance ⁽³⁾ MLF [®]	
(θ_{JA}) Still-Air	60°C/W
(ψ _{JB})	32°C/W

DC ELECTRICAL CHARACTERISTICS⁽⁴⁾

 $T_{\Delta} = -40^{\circ}C$ to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{CC}	Power Supply		2.375	2.5	2.625	V
I _{CC}	Power Supply Current	No load, max. V _{CC} .		75	100	mA
R _{IN}	Input Resistance (IN-to-VT)		45	50	55	ý
R _{DIFF-IN}	Differential Input Resistance (IN-to-/IN)		90	100	110	ý
V _{IH}	Input HIGH Voltage (IN, /IN)		0.1		V _{CC} +0.3	V
V _{IL}	Input LOW Voltage (IN, /IN)		-0.3		V _{IH} –0.1	V
V _{IN}	Input Voltage Swing (IN, /IN)	see Figure 2c.	0.1		V _{CC}	V
V _{DIFF_IN}	Differential Input Voltage Swing IN – /IN	see Figure 2d.	0.2			v
I _{IN}	Input Current IN, /IN	Note 5			45	mA
V _{REF-AC}	Output Reference Voltage		V _{CC} -1.525	V _{CC} -1.425	V _{CC} -1.325	V

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ_{JB} and θ_{JA} values are determined for a 4-layer board in stil-air number, unless otherwise stated.

4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

5. Due to the internal termination (see "Input Buffer Structure" section) the input current depends on the applied voltages at IN, /IN and VT inputs. Do not apply a combination of voltages that causes the input current to exceed the maximum limit!

LVDS OUTPUTS DC ELECTRICAL CHARACTERISTICS⁽⁶⁾

$V_{CC} = 2.5V \pm 5\%$, R _L =	100ý across the outputs;	$T_A = -40^{\circ}C$ to $+85^{\circ}C$
-------------------------	--------------------	--------------------------	--

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT}	Output Voltage Swing	See Figure 2c.	250	325		mV
V _{DIFF_OUT}	Differential Output Voltage Swing	See Figure 2d.	500	650		mV
V _{OCM}	Output Common Mode Voltage		1.125		1.275	V
ΔV_{OCM}	Change in Common Mode Voltage		-50		50	mV

LVTTL/CMOS DC ELECTRICAL CHARACTERISTICS⁽⁶⁾

 $V_{CC} = 2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{IH}	Input HIGH Voltage		2.0		V _{CC}	V
V _{IL}	Input LOW Voltage		0		0.8	V
I _{IH}	Input HIGH Current		-125		30	μA
IIL	Input LOW Current		-300			μA

Notes:

6. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC ELECTRICAL CHARACTERISTICS⁽⁷⁾

$V_{} = +2.5V_{+}5\% \text{ or } +3.3V_{+}10\%$. – 100	0ý across the outputs; $T_A = -40^{\circ}$ C to +85°C unless othe	rwise stated
$v_{CC} = \pm 2.5 v \pm 5.6 \text{ or } \pm 3.5 v \pm 10.6$, it	1 - 100	by across the outputs, $T_{\Delta} = -40$ C to $+05$ C unless othe	I WISE Stateu.

Symbol	Parameter		Condition	м	in	Тур	Max	Units
f _{MAX}	Maximum Frequency		V _{OUT} ž 200mV	2	0	2.5		GHz
t _{pd}	Propagation Delay	IN-to-Q	V _{IN} < 400mV	37	0	470	570	ps
		IN-to-Q	V _{IN} ž 400mV	30	0	410	500	ps
t _{SKEW}	Within-Device Skew		Note 8			5	20	ps
	Part-to-Part Skew		Note 9				200	ps
t _S	Set-Up Time	EN to IN, /IN	Note 10	30	0			ps
t _H	Hold Time	EN to IN, /IN	Note 10	50	0			ps
t _{JITTER}	Data Random Jitter (RJ) Deterministic Jitter (DJ)	Note 11 Note 12				1 10	ps _{RMS} ps _{PP}
	Clock Cycle-to-Cycle Jitter Total Jitter (TJ)		Note 13 Note 14				1 10	ps _{RMS} ps _{PP}
t _r , t _f	Output Rise/Fall Times (20% to 80%)		At full output swing.	7	0	150	200	ps

Notes:


7. High-frequency AC parameters are guaranteed by design and characterization.

- 8. Within device skew is measured between two different outputs under identical input transitions.
- 9. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.
- 10. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications, set-up and hold times do not apply.

11. Random jitter is measured with a K28.7 pattern, measured at -f_{MAX}.


- 12. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2²³-1 PRBS pattern.
- 13. Cycle-to-cycle jitter definition: The variation period between adjacent cycles over a random sample of adjacent cycle pairs.
- $t_{JITTER_{CC}} = T_n T_{n+1}$, where T is the time between rising edges of the output signal.
- Total jitter definition: with an ideal clock input frequency of f_{MAX} (device), no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.


TIMING DIAGRAM



TYPICAL OPERATING CHARACTERISTICS


 V_{CC} = 2.5V, GND = 0V, R_L = 100ý across the outputs; T_A = 25°C, V_{IN} = 400mV, unless otherwise stated.






FUNCTIONAL CHARACTERISTICS

 V_{CC} = 2.5V, GND = 0V, V_{IN} = 400mV, R_L = 100ý across the outpouts; T_A = 25°C, unless otherwise stated.





1GHz Output



TIME (200ps/div.)

INPUT STAGE





LVDS OUTPUTS

LVDS specifies a small swing of 325mV typical, on a nominal 1.2V common mode above ground. The common

mode voltage has tight limits to permit large variations in ground noise between an LVDS driver and receive




Figure 2a. LVDS Differential Measurement




Figure 2b. LVDS Common Mode Measurement

SINGLE-ENDED AND DIFFERENTIAL SWINGS




Figure 2c. Single-Ended Swing





Figure 2d. Differential Swing

INPUT INTERFACE APPLICATIONS








Figure 3b. AC-Coupled CML Input Interface




Figure 3c. DC-Coupled LVPECL Input Interface (*Bypass with 0.01µF to GND)




Figure 3d. AC-Coupled LVPECL Input Interface






Figure 3e. LVDS Input Interface

RELATED PRODUCT AND SUPPORT DOCUMENTATION

Part Number	Function	Data Sheet Link
SY89830U	2.5V/3.3/5V 2.5GHz 1:4 PECL/ECL Clock Driver with 2:1 Differential Input MUX	http://www.micrel.com/product-info/products/sy89830u.shtml
SY89831U	Ultra-Precison 1:4 LVPECL Fanout Buffer/Translator with Internal Termination	http://www.micrel.com/product-info/products/sy89831u.shtml
SY89833U	3.3V Ultra-Precision 1:4 LVDS Fanout Buffer with Internal Termination	http://www.micrel.com/product-info/products/sy89833u.shtml
SY89834U	2.5/3.3V Two Input, 1GHz LVTTL/CMOS-to-LVPECL 1:4 Fanout Buffer/Translator	http://www.micrel.com/product-info/products/sy89834u.shtml
	16-MLF [®] Manufacturing Guidelines Exposed Pad Application Note	http://www.amkor.com/products/notes_papers/MLF_appnote_0301.pdf
HBW Solutions	New Products and Applications	http://www.micrel.com/product-info/as/solutions.shtml

16-PIN EPAD *Micro*LeadFrame[®] (MLF-16)





Package Notes:

- Note 1. Package meets Level 2 moisture sensitivity classification, and are shipped in dry-pack form.
- Note 2. Exposed pads must be soldered to a ground for proper thermal management.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.