# ICS662-02 NTSC/PAL AUDIO CLOCK

## **Description**


The ICS662-02 is a low cost, low jitter, high performance PLL clock synthesizer designed to replace oscillators and PLL circuits in set-top box and multimedia systems. Using ICS' patented analog Phase Locked Loop (PLL) techniques, the device uses a NTSC/PAL reference clock input to produce a selectable audio clock.

ICS manufactures the largest variety of Set-Top Box and multimedia clock synthesizers for all applications. Consult ICS to eliminate VCXOs, crystals and oscillators from your board.

#### **Features**


- Packaged in 8 pin SOIC
- Locks to NTSC and PAL colorburst frequencies (4x)
- Audio sampling rate outputs
- · Low synthesis error in all clocks
- · All frequencies are frequency locked
- · Advanced, low power, sub-micron CMOS process
- Operating voltage of 3.3 V

## **Block Diagram**





## **Pin Assignment**



8 pin (150 mil) SOIC

## **CLOCK OUTPUT SELECT TABLE**

S2	S1	S0	Input Frequency	Output Frequency	Video Std.
0	0	0	14.318 <del>18</del>	8.192	NTSC
0	0	1	14.318 <del>18</del>	11.2896	NTSC
0	1	0	14.31818	12.288	NTSC
0	1	1	14.31818	24.576	NTSC
1	0	0	17.73447205*	8.192	PAL
1	0	1	17.73447205*	11.2896	PAL
1	1	0	17.73447205*	12.288	PAL
1	1	1	17.73447205*	24.576	PAL

<sup>\* -0.16</sup> ppm compared to PAL specification

## **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1	REF	Input	Reference clock input.
2	VDD	Power	Connect to +3.3 V.
3	GND	Power	Connect to ground.
4	S2	Input	Output frequency selection Pin 2. Determines output frequency as per table above.
5	CLK	Output	Clock output per table above.
6	S1	Input	Output frequency selection Pin 1. Determines output frequency as per table above.
7	OE/PD	Input	Output enable. Powers down PLL and tri-states output with weak pull-down when low.
8	S0	Input	Output frequency selection Pin 0. Determines output frequency as per table above.

MDS 662-02 A 2 Revision 100803



## **External Components**

### **Decoupling Capacitor**

As with any high performance mixed-signal IC, the ICS662-02 must be isolated from system power supply noise to perform optimally.

A decoupling capacitor of 0.01µF must be connected between VDD and GND on pins 2 and 3. It must be connected close to the ICS662-02 to minimize lead

inductance. No external power supply filtering is required for the ICS662-02.

#### **Series Termination Resistor**

A  $33\Omega$  terminating resistor can be used next to the clock outputs for trace lengths over one inch.

### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the ICS662-02. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating		
Supply Voltage, VDD	-0.5 V to 4 V		
All Inputs and Outputs	-0.5 V to VDD+0.5 V		
Ambient Operating Temperature	0 to +70°C		
Storage Temperature	-65 to +150°C		
Soldering Temperature	260°C		

## **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	0		+70	°C
Power Supply Voltage (measured in respect to GND)	+3.0		+3.6	V

MDS 662-02 A Revision 100803



### **DC Electrical Characteristics**

VDD=3.3 V ±10%, Ambient temperature 0 to +70°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.0		3.6	V
Supply Current	IDD	No Load, OE/PD=1, first 4 modes		20		mA
		No Load, OE/PD=1, last 4 modes		25		mA
	IDDPD	No load, OE/PDTS=0		125		μА
Input High Voltage	V <sub>IH</sub>	OE/PD pin only	VDD - 0.5			V
Input Low Voltage	V <sub>IL</sub>	OE/PD pin only			0.5	V
Input High Voltage	V <sub>IH</sub>	S2:S0, REF pins	2.0			V
Input Low Voltage	V <sub>IL</sub>	S2:S0, REF pins			0.8	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -12 mA	2.4			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 12 mA			0.4	V
Output High Voltage, CMOS level	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}$	VDD-0.4			V
Short Circuit Current	Ios	CLK outputs		<u>+</u> 50		mA
Input Capacitance	C <sub>IN</sub>			5		pF
Nominal Output Impedance	Z <sub>OUT</sub>			20		Ω
Internal pull-up resistor	R <sub>PU</sub>	S2 pin		510		kΩ
		S1, S0 OE/PD		120		kΩ
Internal pull-down resistor	R <sub>PD</sub>	CLK pin		240		kΩ

### **AC Electrical Characteristics**

**VDD = 3.3 V ±10%**, Ambient Temperature 0 to +70° C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Crystal or Clock Frequency	F <sub>IN</sub>		10		20	MHz
Frequency Synthesis Error		NTSC Clocks			0	ppm
		PAL Clocks	-0.16			ppm
Output Clock Rise Time	t <sub>OR</sub>	20% to 80%, Note 1			1.5	ns
Output Clock Fall Time	t <sub>OF</sub>	80% to 20%, Note 1			1.5	ns

MDS 662-02 A 4 Revision 100803

Integrated Circuit Systems • 525 Race Street, San Jose, CA 95126 • tel (408) 295-9800 • www.icst.com



Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Output Clock Duty Cycle		at VDD/2, Note 1	45		55	%
Maximum Absolute Jitter, short term		Deviation from mean, Note 1		±100		ps
Maximum Absolute Jitter, long term		Deviation from mean, Note 1, 10 μs delay		±400		ps

Note 1: Measured with 15 pF load.


## **Thermal Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		150		°C/W
Ambient	$\theta_{JA}$	1 m/s air flow		140		°C/W
	$\theta_{JA}$	3 m/s air flow		120		°C/W
Thermal Resistance Junction to Case	θЈС			40		°C/W



## Package Outline and Package Dimensions (8 pin SOIC, 150 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95



## **Ordering Information**

Part / Order Number (Note 1)	Marking	Shipping packaging	Package	Temperature
ICS662M-02	662M-02	Tubes	8 pin SOIC	0 to +70° C
ICS662M-02TR	662M-02	Tape and Reel	8 pin SOIC	0 to +70° C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

MDS 662-02 A 6 Revision 100803

Integrated Circuit Systems • 525 Race Street, San Jose, CA 95126 • tel (408) 295-9800 • www.icst.com