

**Ordering Information**

Part Numbers	Description	AMB Vendor	Device Vendor
SG5127FBD225652HCD	512Mx72 (4GB), DDR2, 240-pin Fully Buffered DIMM, ECC, 256Mx4 Based, PC2-5300, DDR2-667-555, 30.35mm, Green Module (RoHS Compliant). Label: 4GB 2Rx4 PC2-5300F-555-11-E_*	IDT, Rev. C1 AMB0482C1RJ	Hynix, Rev. C HY5PS1G431CFP-Y5

\* This character defines PCB revision.

(All specifications of this module are subject to change without notice.)



## Revision History

- **December 20, 2007**  
Datasheet released.

## 4GByte (512Mx72) DDR2 SDRAM Module - 256Mx4 Based 240-pin Fully Buffered DIMM, ECC

**Features:**

Device Speed	CL (Device)	Cycle Time	Link Speed
DDR2-667	3.0/4.0/5.0	3.0ns	4.0Gb/s

- High-Speed differential PTP link between Controller & AMB
- SMBus Interface access to AMB Configuration Registers
- AMB allows up to 8 Double-Rank DIMMs/Channel (288 devices) Transparent Mode for DRAM Test
- MEMBIST and IBIST Test Functions
- $V_{DD} = V_{DDQ} = 1.8V \pm 0.1V$  (for DDR2 SDRAM)
- $V_{CC} = 1.5V \pm 0.045V$  (for AMB)
- $V_{TT} = 0.9V \pm 0.036V$  (DRAM Interface Termination)
- $V_{DDSPD} = 3.3V \pm 0.3V$
- Dual Rank Module (JEDEC Raw Card "E")
- Lead Finish : Gold

**FBD/AMB Specifications:**

Fully Buffered DIMM (FBD) provides a high memory bandwidth, large capacity channel solution that has a narrow host interface. Fully Buffered DIMMs use commodity DRAMs isolated from the channel behind a buffer (AMB) on the DIMM. The memory capacity is 288 devices per channel and total memory capacity scales with DRAM bit density. Currently, FBD/AMB specification is broken-out into the following specifications:

1. **FBD Design Specification:** This specification defines the electrical and mechanical requirements for 240-pin, PC2-4200/PC2-5300/PC2-6400, 72 bit-wide, Fully Buffered Double Data Rate Synchronous DRAM Dual In-Line Memory Modules (DDR2 SDRAM FBDs).
2. **FBD Architecture and Protocol Specification:** This specification covers Overview, Channel Initialization, Channel Protocol, and Reliability, Availability, and Serviceability (RAS) features of FBDIMM architecture.
3. **FBD AMB Specification:** The Advanced Memory Buffer allows buffering of memory traffic to support large memory capacities. This specification covers information about various AMB interfaces (Channel/DRAM), Test & Initialization functions, SMBus Interface, Clocking, Registers, etc.
4. **FBD High-Speed Differential PTP Link Specification:** This specification defines the high-speed differential point-to-point signaling link for FB-DIMM, operating at the buffer supply voltage of 1.5V that is provided at the FBDIMM connector. This specification also applies to FBD host chips which may operate with a different supply voltage. The link consists of a transmitter and a receiver and the interconnect in between them. The transmitter sends serialized bits into a lane and the receiver accepts the electrical signals of the serialized bits and transforms them into a serialized bit-stream. The link utilizes a derived clock approach and transmitter de-emphasis to compensate for channel loss characteristics.
5. **FBD SPD Specification:** This specification describes the Serial Presence Detect (SPD) values for FBD.
6. **FBD DfX Specification:** The FB-DIMM DfX spec covers Design for Test (DFT), Design for Manufacturing (DFM) and Design for Validation (DFV) requirements and implementation guidelines for Fully Buffered DIMM technology.




**DDR2 240-Pin FB-DIMM Pin List**

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>DD</sub>	31	PN3	61	PN9#	91	PS9#	121	V <sub>DD</sub>	151	SN3	181	SN9#	211	SS9#
2	V <sub>DD</sub>	32	PN3#	62	V <sub>SS</sub>	92	V <sub>SS</sub>	122	V <sub>DD</sub>	152	SN3#	182	V <sub>SS</sub>	212	V <sub>SS</sub>
3	V <sub>DD</sub>	33	V <sub>SS</sub>	63	PN10	93	PS5	123	V <sub>DD</sub>	153	V <sub>SS</sub>	183	SN10	213	SS5
4	V <sub>SS</sub>	34	PN4	64	PN10#	94	PS5#	124	V <sub>SS</sub>	154	SN4	184	SN10#	214	SS5#
5	V <sub>DD</sub>	35	PN4#	65	V <sub>SS</sub>	95	V <sub>SS</sub>	125	V <sub>DD</sub>	155	SN4#	185	V <sub>SS</sub>	215	V <sub>SS</sub>
6	V <sub>DD</sub>	36	V <sub>SS</sub>	66	PN11	96	PS6	126	V <sub>DD</sub>	156	V <sub>SS</sub>	186	SN11	216	SS6
7	V <sub>DD</sub>	37	PN5	67	PN11#	97	PS6#	127	V <sub>DD</sub>	157	SN5	187	SN11#	217	SS6#
8	V <sub>SS</sub>	38	PN5#	68	V <sub>SS</sub>	98	V <sub>SS</sub>	128	V <sub>SS</sub>	158	SN5#	188	V <sub>SS</sub>	218	V <sub>SS</sub>
9	V <sub>CC</sub>	39	V <sub>SS</sub>	69	V <sub>SS</sub>	99	PS7	129	V <sub>CC</sub>	159	V <sub>SS</sub>	189	V <sub>SS</sub>	219	SS7
10	V <sub>CC</sub>	40	PN13	70	PS0	100	PS7#	130	V <sub>CC</sub>	160	SN13	190	SS0	220	SS7#
11	V <sub>SS</sub>	41	PN13#	71	PS0#	101	V <sub>SS</sub>	131	V <sub>SS</sub>	161	SN13#	191	SS0#	221	V <sub>SS</sub>
12	V <sub>CC</sub>	42	V <sub>SS</sub>	72	V <sub>SS</sub>	102	PS8	132	V <sub>CC</sub>	162	V <sub>SS</sub>	192	V <sub>SS</sub>	222	SS8
13	V <sub>CC</sub>	43	V <sub>SS</sub>	73	PS1	103	PS8#	133	V <sub>CC</sub>	163	V <sub>SS</sub>	193	SS1	223	SS8#
14	V <sub>SS</sub>	44	RFU	74	PS1#	104	V <sub>SS</sub>	134	V <sub>SS</sub>	164	RFU	194	SS1#	224	V <sub>SS</sub>
15	V <sub>TT</sub>	45	RFU	75	V <sub>SS</sub>	105	RFU	135	V <sub>TT</sub>	165	RFU	195	V <sub>SS</sub>	225	RFU
16	VID1	46	V <sub>SS</sub>	76	PS2	106	RFU	136	VID0	166	V <sub>SS</sub>	196	SS2	226	RFU
17	RESET#	47	V <sub>SS</sub>	77	PS2#	107	V <sub>SS</sub>	137	DNU/M_Test	167	V <sub>SS</sub>	197	SS2#	227	V <sub>SS</sub>
18	V <sub>SS</sub>	48	PN12	78	V <sub>SS</sub>	108	V <sub>DD</sub>	138	V <sub>SS</sub>	168	SN12	198	V <sub>SS</sub>	228	SCK
19	RFU	49	PN12#	79	PS3	109	V <sub>DD</sub>	139	RFU	169	SN12#	199	SS3	229	SCK#
20	RFU	50	V <sub>SS</sub>	80	PS3#	110	V <sub>SS</sub>	140	RFU	170	V <sub>SS</sub>	200	SS3#	230	V <sub>SS</sub>
21	V <sub>SS</sub>	51	PN6	81	V <sub>SS</sub>	111	V <sub>DD</sub>	141	V <sub>SS</sub>	171	SN6	201	V <sub>SS</sub>	231	V <sub>DD</sub>
22	PN0	52	PN6#	82	PS4	112	V <sub>DD</sub>	142	SN0	172	SN6#	202	SS4	232	V <sub>DD</sub>
23	PN0#	53	V <sub>SS</sub>	83	PS4#	113	V <sub>DD</sub>	143	SN0#	173	V <sub>SS</sub>	203	SS4#	233	V <sub>DD</sub>
24	V <sub>SS</sub>	54	PN7	84	V <sub>SS</sub>	114	V <sub>SS</sub>	144	V <sub>SS</sub>	174	SN7	204	V <sub>SS</sub>	234	V <sub>SS</sub>
25	PN1	55	PN7#	85	V <sub>SS</sub>	115	V <sub>DD</sub>	145	SN1	175	SN7#	205	V <sub>SS</sub>	235	V <sub>DD</sub>
26	PN1#	56	V <sub>SS</sub>	86	RFU	116	V <sub>DD</sub>	146	SN1#	176	V <sub>SS</sub>	206	RFU	236	V <sub>DD</sub>
27	V <sub>SS</sub>	57	PN8	87	RFU	117	V <sub>TT</sub>	147	V <sub>SS</sub>	177	SN8	207	RFU	237	V <sub>TT</sub>
28	PN2	58	PN8#	88	V <sub>SS</sub>	118	SA2	148	SN2	178	SN8#	208	V <sub>SS</sub>	238	V <sub>DDSPD</sub>
29	PN2#	59	V <sub>SS</sub>	89	V <sub>SS</sub>	119	SDA	149	SN2#	179	V <sub>SS</sub>	209	V <sub>SS</sub>	239	SA0
30	V <sub>SS</sub>	60	PN9	90	PS9	120	SCL	150	V <sub>SS</sub>	180	SN9	210	SS9	240	SA1

**Pin Description:**
**DIMM Connector Pin Description**


Symbol	Type	Polarity	Function
SCK	Input	Positive Edge	Positive line of the differential pair of system clock inputs.
SCK#	Input	Negative Edge	Negative line of the differential pair of system clock inputs.
PN0 ~ PN13	Output	Positive Edge	Primary Northbound Data, positive lines.
PN0# ~ PN13#	Output	Negative Edge	Primary Northbound Data, negative lines.
PS0 ~ PS9	Input	Positive Edge	Primary Southbound Data, positive lines.
PS0# ~ PS9#	Input	Negative Edge	Primary Southbound Data, negative lines.
SN0 ~ SN13	Input	Positive Edge	Secondary Northbound Data, positive lines.
SN0# ~ SN13#	Input	Negative Edge	Secondary Northbound Data, negative lines.
SS0 ~ SS9	Output	Positive Edge	Secondary Southbound Data, positive lines.
SS0# ~ SS9#	Output	Negative Edge	Secondary Southbound Data, negative lines.
SCL	Input/Output	-	Serial Presence Detect (SPD) for Clock Input.
SDA	Input/Output	-	SPD Data Input/Output.
SA0 ~ SA2	Input	-	SPD Address Inputs, also used to select the DIMM number in the AMB.
VID0 ~ VID1	Supply	-	Voltage ID: These pins must be unconnected for DDR2-based Fully Buffered DIMMs. VID0 is V <sub>DD</sub> value: OPEN = 1.8V, GND = 1.5V; VID1 is V <sub>CC</sub> value: OPEN = 1.5V, GND = 1.2V;
V <sub>CC</sub>	Supply	-	AMB Core Power and AMB Channel Interface Power(1.5 Volt).
V <sub>DD</sub>	Supply	-	DRAM Power and AMB DRAM I/O Power(1.8 Volt).
V <sub>SS</sub>	Supply	-	Ground.
V <sub>TT</sub>	Supply	-	DRAM Address/Command/Clock termination Power (V <sub>DD</sub> /2).
V <sub>DDSPD</sub>	Supply	-	SPD Power (3.3 Volt).
RESET#	Input	Active Low	Advanced Memory Buffer (AMB) reset signal.
RFU	-	-	Reserved for Future Use.
DNU/M_Test	-	-	The DNU/M_Test pin provides an external connection for testing the margin of V <sub>REF</sub> which is produced by a voltage divider on the module. It is not intended to be used in normal system operation and must not be connected (DNU) in a system.

Note: System Clock Signals (SCK & SCK#) switch at one-half the DRAM CK/CK# frequency.

**FBD System Block Diagram**


The above system block diagram shows a generic example of a clock distribution for a simple single-channel FBD Platform. Also shown are the Northbound/Southbound channels as well as SMBus Interface. “Northbound” refers to the transfer of data towards host Controller. “Southbound” refers to the transfer of data away from the host controller.

An FBD channel can support upto 8 double-rank modules (36 devices each) for a total of 288 devices.

**Advanced Memory Buffer - Interface Block Diagram**


**AMB Pin Description**
**FBD Channel Signals (Signal Count: 99)**

Pin Name	Pin Description	Count
SCK	Positive line of the differential pair of system clock inputs.	1
SCK#	Negative line of the differential pair of system clock inputs.	1
PN0 ~ PN13	Primary Northbound Data, positive lines.	14
PN0# ~ PN13#	Primary Northbound Data, negative lines.	14
PS0 ~ PS9	Primary Southbound Data, positive lines.	10
PS0# ~ PS9#	Primary Southbound Data, negative lines.	10
SN0 ~ SN13	Secondary Northbound Data, positive lines.	14
SN0# ~ SN13#	Secondary Northbound Data, negative lines.	14
SS0 ~ SS9	Secondary Southbound Data, positive lines.	10
SS0# ~ SS9#	Secondary Southbound Data, negative lines.	10
FBDRES	To an external precision calibration resistor connected to $V_{CC}$ .	1

**DDR2 Interface Signals (Signal Count: 175)**

Pin Name	Pin Description	Count
DQS0 ~ DQS8	Data Strobes, positive lines.	9
DQS0# ~ DQS8#	Data Strobes, negative lines.	9
DQS9 ~ DQS17/ DM0 ~ DM8	Data Strobes (x4 DRAM only), positive lines. These signals are driven low to x8 DRAM on writes.	9
DQS9# ~ DQS17#	Data Strobes (x4 DRAM only), negative lines.	9
DQ0 ~ DQ63	Data.	64
CB0 ~ CB7	Checkbits.	8
A0A ~ A15A, A0B ~ A15B	Address.	32
BA0A ~ BA2A, BA0B ~ BA2B	Bank Select Addresses.	6
RASA#, RASB#, CASA#, CASB#, WEA#, WEB#	Command Signals.	6
ODTA, ODTB	On-Die Termination Enable.	2
CKE0A, CKE1A, CKE0B, CKE1B	Clock Enable (One per Rank).	4
CS0A#, CS1A#, CS0B#, CS1B#	Chip Select (One per Rank).	4
CLK0 ~ CLK3	CLK[1:0] used on 9 and 18 device DIMMs, CLK[3:0] used on 36 device DIMMs. CLK[3:2] should be output disabled when not in use.	4
CLK0# ~ CLK3#	Clock, Negative lines.	4



**AMB Pin Description (Contd...)**
**DDR2 Interface Signals (Contd...)**

Pin Name	Pin Description	Count
DDRC_C14	DDR Compensation: Common return pin for DDRC_B18 and DDRC_C18.	1
DDRC_B18	DDR Compensation: Resistor connected to common return pin DDRC_C14.	1
DDRC_C18	DDR Compensation: Resistor connected to common return pin DDRC_C14.	1
DDRC_B12	DDR Compensation: Resistor connected to $V_{SS}$ .	1
DDRC_C12	DDR Compensation: Resistor connected to $V_{DD}$ .	1

**SPD Bus Interface Signals (Signal Count: 5)**

Pin Name	Pin Description	Count
SCL	Serial Presence Detect (SPD) Clock Input.	1
SDA	SPD Data Input/Output.	1
SA0 ~ SA2	SPD Address Inputs, also used to select the DIMM number in the AMB.	3

**Miscellaneous (Signal Count: 163)**


Pin Name	Pin Description	Count
PLLTSTO	PLL Clock Observability Output.	1
$V_{CCAPLL}$	Analog $V_{CC}$ for the PLL. Tied with low pass filter to $V_{CC}$ .	1
$V_{SSAPLL}$	Analog $V_{SS}$ for the PLL. Tied to ground on the AMB die. Do not tie to ground on the DIMM.	1
TEST_pin#	Leave floating on the DIMM.	6
TESTLO_pin#	Tie to ground on the DIMM.	5
BFUNC	Tie to ground to set functionality as "buffer on DIMM."	1
RESET#	AMB Reset Signal.	1
NC	No connect. Many NC are connected to $V_{DD}$ on the DIMM, to lower the impedance of the $V_{DD}$ power islands.	129
RFU	Reserved for Future Use.	18

**Power/Ground Signals (Signal Count: 213)**



Pin Name	Pin Description	Count
$V_{CC}$	AMB Core Power (1.5 Volt).	24
$V_{CCFBD}$	AMB Channel I/O Power (1.5 Volt).	8
$V_{DD}$	AMB DRAM I/O Power (1.8 Volt).	24
$V_{DDSPD}$	SPD Power (3.3 Volt).	1
$V_{SS}$	Ground.	156




**Block Diagram**



Note: Unless otherwise noted, data resistor values are 22Ω ± 5%.


**Notes:**

1. There are two physical copies of each address/command/control/clock.

**Physical Dimensions**
240-pin Fully Buffered DIMM


**Note 1:** All dimensions are typical millimeter scale unless otherwise stated.

(All dimensions are in millimeters with  $\pm 0.15$ mm tolerance unless specified otherwise.)

## Absolute Maximum Ratings

Stress greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

### Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
$V_{IN}, V_{OUT}$	Voltage on any pin relative to $V_{SS}$	-0.5	2.3	V
$V_{CC}$	Voltage on $V_{CC}$ pin relative to $V_{SS}$	-0.3	1.75	V
$V_{DD}$	Voltage on $V_{DD}$ pin relative to $V_{SS}$	-0.5	2.3	V
$V_{TT}$	Voltage on $V_{TT}$ relative to $V_{SS}$	-0.5	2.3	V
$T_{STG}$	Storage Temperature	-55	100	°C
$T_{CASE}$	DDR2 SDRAM device operating temperature (Ambient)	0	85	°C
	AMB device operating temperature (Ambient)	0	110	°C

### Input DC Voltage and Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units	Notes
AMB supply voltage	$V_{CC}$	1.455	1.5	1.575	V	
DDR2 SDRAM supply voltage	$V_{DD}$	1.7	1.8	1.9	V	
Termination voltage	$V_{TT}$	$0.49 \times V_{DD} - 0.04$	$0.50 \times V_{DD}$	$0.51 \times V_{DD} + 0.04$	V	
EEPROM supply Voltage	$V_{DDSPD}$	3.0	3.3	3.6	V	
SPD Input High (logic 1) voltage	$V_{IH(DC)}$	2.1	-	$V_{DDSPD}$	V	1
SPD Input Low (logic 0) voltage	$V_{IL(DC)}$	-	-	0.8	V	1
RESET Input High (logic 1) voltage	$V_{IH(DC)}$	1.0	-	-	V	2
RESET Input Low (logic 0) voltage	$V_{IL(DC)}$	-	-	0.5	V	1
Leakage Current (RESET)	$I_L$	-90	-	90	$\mu A$	2
Leakage Current (link)	$I_L$	-	-	10	$\mu A$	3

#### Notes:

1. Applies for SMB and SPD bus signals.
2. Applies for AMB CMOS signal RESET#.
3. For all other AMB related DC parameters, please refer to the high-speed differential link interface specification.

**Timing Parameters**

Parameter	Symbol	Min	Typ	Max	Units	Notes
El assertion pass-through timing	$t_{EI}$ Propagate	-	-	4	CK	
El deassertion pass-through timing	$t_{EID}$	-	-	Bitlock	CK	2
El assertion duration	$t_{EI}$	100	-	-	CK	1,2
FBD command to DDR2 clock out that latches command		7.1	8.1	9.1	ns	3
FBD command to DDR2 WRITE		-	TBD	-	ns	
DDR2 READ to FBD (last FBDIMM)		4.0	5.0	6.0	ns	4
Resample pass-through time		-	1.25	-	ns	
Resynch pass-through time		-	2.25	-	ns	
Bitlock interval	$t_{Bitlock}$	-	-	119	frames	1
Framelock interval	$t_{Framelock}$	-	-	154	frames	1

**Notes:**

1. Defined in FBDIMM architecture and protocol specification.
2. Clocks defined as core clocks - 2x SCK input.
3. For DDR2-667 (PC2-5300), this is measured from the beginning of the frame at the southbound input to the DDR2 clock output that latches the first command of a frame to the DDR2 SDRAM devices.
4. For DDR2-667 (PC2-5300), this is measured from the latest DQS input to the AMB to the start of the matching data frame at the northbound FBDIMM outputs.

**Assumptions for all Parameters:**

Primary channel drive strength at 100 percent with de-emphasis at -6.5dB, secondary channel drive strength at 60 percent with de-emphasis at -3dB when enabled.

Address and data fields are psuedo-random, which provides a 50 percent toggle rate on DDR2 SDRAM data lines and link lanes when data is being transferred.

Assuming 1 ACTIVATE command and 1 READ/WRITE command per BL transfer, BL = 4.

10 southbound lanes and 14 northbound lanes are enabled and active.

**SPD-specific assumptions:**

- Number of devices on the specific FBDIMM assumed.
- Termination of command, address, and control is actual value used on the FBDIMM.
- ECC as per the specific FBDIMM.
- SPD specifies Delta T.

**AMB power spec specific assumptions:**

- Specific ECC FBDIMM assumed (72 bit data, 14 lanes northbound with DDR2 SDRAMs as defined in the configuration options of this datasheet.
- Modeled with 27 $\Omega$  termination for command, address, and clocks, and 47 $\Omega$  termination for control.
- AMB specification describes current for each rail.

**DDR2 I<sub>DD</sub> Specifications and Conditions**

Symbol	Parameter/Condition	Power Supply	DDR2-667	Units
I <sub>CC_IDLE_0</sub>	<b>Idle current, single or last FBDIMM:</b> L0 state, idle (0 BW); primary channel enabled, secondary channel disabled, CKE high; command and address lines stable, DDR2 SDRAM clock active.	1.5V	TBD	A
I <sub>DD_IDLE_0</sub>		1.8V	TBD	A
	<b>Total Power</b>		TBD	W
I <sub>CC_IDLE_1</sub>	<b>Idle current, first FBDIMM:</b> L0 state, idle (0 BW); primary and secondary channels enabled, CKE high; command and address lines stable, DDR2 SDRAM clock active.	1.5V	TBD	A
I <sub>DD_IDLE_1</sub>		1.8V	TBD	A
	<b>Total Power</b>		TBD	W
I <sub>CC_IDLE_2</sub>	<b>Idle current, DDR2 SDRAM power down:</b> L0 state, idle (0 BW); primary and secondary channels enabled, CKE low; command and address lines floated, DDR2 SDRAM clock active; ODT and CKE driven LOW.	1.5V	TBD	A
I <sub>DD_IDLE_2</sub>		1.8V	TBD	A
	<b>Total Power</b>		TBD	W
I <sub>CC_ACTIVE_1</sub>	<b>Active Power:</b> L0 state; 50% DDR2 SDRAM BW, 67% READ, 33% WRITE; primary and secondary channels enabled, CKE high; DDR2 SDRAM clock active.	1.5V	TBD	A
I <sub>DD_ACTIVE_1</sub>		1.8V	TBD	A
	<b>Total Power</b>		TBD	W
I <sub>CC_ACTIVE_2</sub>	<b>Active Power, data pass through:</b> L0 state; 50% DDR2 SDRAM BW to downstream FBDIMM, 67% READ, 33% WRITE; primary and secondary channels enabled; command and address lines stable, CKE high; DDR2 SDRAM clock active.	1.5V	TBD	A
I <sub>DD_ACTIVE_2</sub>		1.8V	TBD	A
	<b>Total Power</b>		TBD	W
I <sub>CC_L0s</sub>	<b>Channel standby:</b> Average power over 42 frames where the channel enters and exits L0s; DDR2 SDRAM devices idle (0 BW); CKE low; command and address lines floated; DDR2 SDRAM clock active, ODT and CKE driven LOW.	1.5V	TBD	A
I <sub>DD_L0s</sub>		1.8V	TBD	A
	<b>Total Power</b>		TBD	W
I <sub>CC_TRAINING</sub>	<b>Training:</b> Primary and secondary channels enabled; 100% toggle on all channel lanes; DDR2 SDRAM devices idle (0 BW); CKE high, command and address lines stable; DDR2 SDRAM clock active.	1.5V	TBD	A
I <sub>DD_TRAINING</sub>		1.8V	TBD	A
	<b>Total Power</b>		TBD	W

**Notes:**

1.  $V_{CC(max)} = 1.575V$ ;  $V_{DD(max)} = 1.9V$ .
2. Total Power =  $I_{CC} \times V_{CC(max)} + I_{DD} \times V_{DD(max)}$ .
3. FBDIMM Power was calculated on the basis of DRAM and AMB Values in the datasheet.

**V<sub>TT</sub> Currents**

Description	Symbol	Typ	Max	Units
Idle current, DDR2 SDRAM device power down	I <sub>TT1</sub>	500	700	mA
Active power, 50% DDR2 SDRAM BW	I <sub>TT2</sub>	500	700	mA

**Reference Clock Input Specifications**

Parameter	Symbol	Min	Max	Units	Notes
Reference clock frequency	f <sub>SCK</sub>	133.33	200	MHz	1, 2
Rise time, fall time	T <sub>SCK-RISE</sub> , T <sub>SCK-FALL</sub>	175	700	ps	3
Voltage high	V <sub>SCK-HIGH</sub>	660	850	mV	
Voltage low	V <sub>SCK-LOW</sub>	-150	-	mV	
Absolute crossing point	V <sub>CROSS-ABS</sub>	250	550	mV	4
Relative crossing point	V <sub>CROSS-REL</sub>	calculated	calculated		5
Percentage mismatch between rise and fall times	T <sub>SCK-RISE-FALL-MATCH</sub>	-	10	%	
Duty cycle of reference clock	T <sub>SCK-DUTYCYCLE</sub>	40	60	%	
Clock leakage current	I <sub>I-CK</sub>	-10	10	μA	6, 7
Clock leakage capacitance	C <sub>I-CK</sub>	0.5	2	pF	7
Clock leakage capacitance delta	C <sub>I-CK(D)</sub>	-0.25	0.25	pF	8
Transport delay	T <sub>1</sub>	-	5	ns	9, 10
Phase jitter sample size	NSAMPLE	10 <sup>16</sup>		Periods	11
Reference clock jitter, filtered	T <sub>REF-JITTER</sub>	-	40	ps	12, 13
Reference clock deterministic jitter	T <sub>REF-DJ</sub>	-	TBD	ps	



## Notes:

1. 133MHz for PC2-4200 and 166MHz for PC2-5300.
2. Measured with SSC Disabled.
3. Measured differentially through the range of 0.175V to 0.525V.
4. The crossing point must meet the absolute and relative crossing point specification simultaneously.
5.  $V_{\text{CROSS\_REL\_MIN}}$  and  $V_{\text{CROSS\_REL\_MAX}}$  are derived using the following calculation:  $\text{Min} = 0.5(V_{\text{havg}} - 0.710) + 0.250$ ; and  $\text{Max} = 0.5(V_{\text{havg}} - 0.710) + 0.550$ , where  $V_{\text{havg}}$  is the average of  $V_{\text{SCK-HIGHM}}$ .
6. Measured with a single-ended input voltage of 1V.
7. Applies to reference clocks SCK and SCK#.
8. Difference between SCK and SCK# input.
9.  $T1 = \text{ITdata path} - \text{TclockpathI}$  (excluding PLL loop delays). This parameter is not a direct clock output parameter but it indirectly determines the clock output parameter  $T_{\text{REF-JITTER}}$ .
10. The net transport delay is the difference in time of flight between associated data and clock paths. The data path is defined from the reference clock source, through the TX, to the data arrival at the data sampling point in the RX. The clock path is defined from the reference clock source to clock arrival at the same sampling point. The path delays are caused by copper trace routes, on-chip routing, on-chip buffering, etc. They include the time of flight of interpolators or other clock adjustments mechanisms. They do not include the phase delays caused by finite PLL loop bandwidth because these delays are modeled by the PLL transfer functions.
11. Direct measurement of phase jitter records over  $10^{16}$  periods is impractical. It is expected that the jitter will be measured over a smaller, yet statistically significant, sample size and the total jitter at  $10^{16}$  samples extrapolated from an estimate of the sigma of the random jitter components.
12. Measured with SSC enabled on reference clock generator.
13. As measured after the phase jitter filter. This number is separate from the receiver jitter budget that is defined by the TRXTotal-MIN parameters.

**Differential Transmitter Output Specifications**

Parameter	Symbol	Values		Units	Comments
		Min	Max		
Differential peak-to-peak output voltage for large voltage swing	$V_{TX-DIFFp-p\_L}$	900	1300	mV	EQ 1, Note1
Differential peak-to-peak output voltage for regular voltage swing	$V_{TX-DIFFp-p\_R}$	800	-	mV	EQ 1, Note1
Differential peak-to-peak output voltage for small voltage swing	$V_{TX-DIFFp-p\_S}$	520	-	mV	EQ 1, Note1
DC common code output voltage for large voltage swing	$V_{TX-CM\_L}$	-	375	mV	EQ 2, Note1
DC common code output voltage for small voltage swing	$V_{TX-CM\_S}$	135	280	mV	EQ 2, Note 1, 2
De-emphasized differential output voltage ratio for -3.5 dB de-emphasis	$V_{TX-DE-3.5-Ratio}$	-3.0	-4.0	dB	1, 3, 4
De-emphasized differential output voltage ratio for -6.0 dB de-emphasis	$V_{TX-DE-6.0-Ratio}$	-5.0	-7.0	dB	1, 2, 3
AC peak-to-peak common mode output voltage for large swing	$V_{TX-CM-ACp-p\_L}$	-	90	mV	EQ 7, Note 1, 5
AC peak-to-peak common mode output voltage for regular swing	$V_{TX-CM-ACp-p\_R}$	-	80	mV	EQ 7, Note 1, 5
AC peak-to-peak common mode output voltage for small swing	$V_{TX-CM-ACp-p\_S}$	-	70	mV	EQ 7, Note 1, 5
Maximum single ended voltage in EI condition DC + AC	$V_{TX-IDLE-SE}$	-	50	mV	6
Maximum single ended voltage in EI condition DC + AC	$V_{TX-IDLE-SE-DC}$	-	20	mV	6
Maximum peak-to-peak differential voltage in EI condition	$V_{TX-IDLE-DIFFp-p}$	-	40	mV	
Single-ended voltage (w.r.t $V_{SS}$ ) on D+/D-	$V_{TX-SE}$	-75	750	mV	1, 7
Minimum TX eye width, 3.2 and 4.0 Gb/s	$T_{TX-EYE-MIN}$	0.7	-	UI	1, 8
Minimum TX eye width, 4.8 Gb/s	$T_{TX-EYE-MIN4.8}$	TBD	-	UI	1, 8
Maximum TX deterministic jitter, 3.2 and 4.0 Gb/s	$T_{TX-DJ-DD}$	-	0.2	UI	1, 8, 9
Maximum TX deterministic jitter, 4.8 Gb/s	$T_{TX-DJ-DD4.8}$	-	TBD	UI	1, 8, 9
Instantaneous pulse width	$T_{TX-PULSE}$	0.85	-	UI	10

**Differential Transmitter Output Specifications (Contd.)**

Parameter	Symbol	Values		Units	Comments
		Min	Max		
Differential TX output rise/fall time	$T_{TX-RISE}$ $T_{TX-FALL}$	30	90	ps	20-80% voltage, Note 1
Mismatch between rise and fall times	$T_{TX-RF-MISMATCH}$	-	20	ps	
Differential return loss	$RL_{TX-DIFF}$	8	-	dB	1GHz-2.4GHz, Note 11
Common mode return loss	$RL_{TX-CM}$	6	-	dB	1GHz-2.4GHz, Note 11
Transmitter termination impedance	$RL_{TX}$	41	55		12
D+/D- TX Impedance difference	$RL_{TX-MATCH-DC}$	-	4	%	EQ 4, Boundaries are applied separately to high and low output voltage states
Lane-to lane skew at TX	$L_{TX-SKEW1}$	-	100+3UI	ps	13, 15
Lane-to lane skew at TX	$L_{TX-SKEW2}$	-	100+2UI	ps	14, 15
Maximum TX Drift (resync mode)	$T_{TX-DRIFT-RESYNC}$	-	240	ps	16
Maximum TX Drift (resample mode only)	$T_{TX-DRIFT-RESAMPLE}$	-	120	ps	16
Bit Error Ratio	BER	$10^{-12}$	-		17

## Notes:

1. Specified at the packaged pins into a timing and voltage compliance test load. Common mode measurements to be performed using a 101010 pattern.
2. The transmitter design should not artificially elevate the common mode in order to meet this specification.
3. This is the ratio of the  $V_{TX-DIFFp-p}$  of the second and following bits after a transition divided by the  $V_{TX-DIFFp-p}$  of the first bit after a transition.
4. De-emphasis shall be disabled in the calibration state.
5. Includes all sources of AC common mode noise.
6. Single ended voltages below that value that are simultaneously detected on D+ and D- are interpreted as the Electrical Idle condition.
7. The maximum value is specified to be at least  $(V_{TX-DIFFp-p\_L}/4) + V_{TX-CM\_L} + (V_{TX-CM-ACp-p}/2)$ .
8. This number does not include the effects of SSC or reference clock jitter.
9. Defined as expected maximum jitter for the given probability as measured in the system (TJ), less the unbounded jitter.
10. Pulse width measure at 0V differential.
11. One of the components that contribute to the deterioration of the return loss is the ESD structure which needs to be carefully designed.
12. The termination of small signal resistance; tolerance across voltages from 100mV to 400mV shall not exceed +/-5W with regard to the average of the values measured at 100mV and 400mV for that pin.
13. Lane to Lane skew at the Transmitter pins for an end component.
14. Lane to Lane skew at the Transmitter pins for an intermediate component (assuming zero Lane to Lane skew at the Receiver pins of the incoming PORT).
15. This is static skew. An FBDIMM component is not allowed to change its lane to lane phase relationship after initialization.
16. Measured from the reference clock edge to the center of the output eye. This specification must be met across specified voltage and temperature ranges for a single component. Drift rate change is significantly below the tracking capability of the receiver.
17. BER per differential lane.

$$V_{TX-DIFFp-p} = 2 \times |V_{TX-D+} - V_{TX-D-}| \quad (EQ1)$$

$$V_{TX-CM} = DC_{(avg)} \text{ of } (|V_{TX-D+} + V_{TX-D-}|/2) \quad (EQ2)$$

$$V_{TX-CM-AC} = ((\text{Max } |V_{TX-D+} + V_{TX-D-}|)/2) - ((\text{Min } |V_{TX-D+} + V_{TX-D-}|)/2) \quad (EQ3)$$

$$R_{TX-MATCH-DC} = 2 \times ((|R_{TX-D+} - R_{TX-D-}|) / (|R_{TX-D+} + R_{TX-D-}|)) \quad (EQ4)$$

**Differential Receiver Input Specifications**

Parameter	Symbol	Values		Units	Comments
		Min	Max		
Differential peak-to-peak input voltage for large voltage swing	$V_{RX-DIFFp-p}$	170	TBD	mV	EQ 7, Note 1, 5
Maximum single ended voltage in EI condition	$V_{RX-IDLE-SE}$	-	75	mV	EQ 7, Note 1, 5
Maximum single ended voltage in EI condition (DC only)	$V_{RX-IDLE-SE-DC}$	-	50	mV	EQ 7, Note 1, 5
Maximum peak-to-peak differential voltage in EI condition	$V_{RX-IDLE-DIFFp-p}$	-	65	mV	6
Single ended voltage (w.r.t $V_{SS}$ ) on D+/D-	$V_{RX-SE}$	-300	900	mV	6
Single-pulse peak differential input voltage	$V_{RX-DIFF-PULSE}$	85	-	mV	
Amplitude ratio between adjacent symbols	$V_{RX-DIFF-ADJ-RATIO}$	-	TBD		1, 7
Maximum RX inherent timing error, 3.2 and 4.0 Gb/s	$T_{RX-TJ-MAX}$	-	0.4	UI	1, 8
Maximum RX inherent deterministic timing error, 3.2 and 4.8 Gb/s	$T_{RX-TJ-MAX4.8}$	-	TBD	UI	1, 8
Single pulse width at zero-voltage crossing	$V_{RX-DJ-DD}$	-	0.3	UI	1, 8, 9
Single pulse width at minimum-level crossing	$V_{RX-DJ-DD4.8}$	-	TBD	UI	1, 8, 9
Differential RX input rise/fall time	$T_{RX-PW-ZC}$	0.55	-	UI	20-80% voltage, Note 1
Common mode of the input voltage	$T_{RX-PW-ML}$	0.2	-	UI	
Differential RX output rise/fall time	$T_{RX-RISE} T_{RX-FALL}$	50	-	ps	1GHz-2.4GHz, Note 11
Common mode of the input voltage	$V_{RX-CM}$	120	400	mV	1GHz-2.4GHz, Note 11
AC peak-to-peak common mode of the input voltage	$V_{RX-CM-ACp-p}$	-	270	mV	12
Ratio of $V_{RX-CM-ACp-p}$ to minimum $V_{RX-DIFFp-p}$	$V_{RX-CM-EH-RATOP}$	-	45	%	EQ 4, Boundaries are applied seperately to high and low output voltage states

**Differential Receiver Input Specifications**

Parameter	Symbol	Values		Units	Comments
		Min	Max		
Differential return loss	RL <sub>RX-DIFF</sub>	9	-	dB	13, 15
Common mode return loss	RL <sub>RX-CM</sub>	6	-	dB	14, 15
RX termination impedance	R <sub>RX</sub>	41	55	%	EQ 4, Boundaries are applied separately to high and low output voltage states
D+/D- RX Impedance difference	R <sub>RX-MATCH-DC</sub>	-	4	%	13, 15
Lane-to lane PCB skew at RX	L <sub>RX-PCB-SKEW</sub>	-	6	UI	14, 15
Minimum RX drift tolerance	T <sub>RX-DRIFT</sub>	400	-	ps	EQ 1, Note1
Minimum data tracking 3dB bandwidth	F <sub>TRK</sub>	0.2	-	MHz	EQ 1, Note1
Electrical idle entry detect time	T <sub>EI-ENTRY-DETECT</sub>	-	60	ns	EQ 1, Note1
Electrical idle exit detect time	T <sub>EI-EXIT-DETECT</sub>	-	30	ns	EQ 2, Note1
Bit Error Ratio	BER	-	10 <sup>-12</sup>		EQ 2, Note1

## Notes:

1. Specified at the package pins into a timing and voltage compliant test setup. Note that the signal levels at the pad will be lower than that at the pin.
2. Single-ended voltages below that value that are simultaneously detected on D+ and D- are interpreted as the Electrical Idle condition. Worst case margins are determined for the case with transmitter using small voltage swing.
3. Multiple lanes need to detect the EI condition before the device can act upon the EI detection.
4. Specified at the package pins into a timing and voltage compliant test setup.
5. The single-pulse mask provides sufficient symbol energy for reliable RX reception. Each symbol must comply with both the single-pulse mask and the cumulative eyemask.
6. The relative amplitude ratio limit between adjacent symbols prevents excessive intersymbol interference in the RX. Each symbol must comply with the peak amplitude ratio with regard to both the preceding and subsequent symbols.
7. This number does not include the effects of the SSC or reference clock jitter.
8. This number includes setup and hold of the RX sampling flop.
9. Defined as the dual-dirac deterministic timing error.
10. Allows for 15mV DC offset between transmit and receive devices.
11. The received differential signal must satisfy both this ratio as well as the absolute maximum AC peak-to-peak common mode specification. For example, if  $V_{RX\_DIFFp-p}$  is 200mV, the maximum AC peak-to-peak common mode is lesser of  $(200mV * 0.45 = 90mV)$  and  $V_{RX-CM-AC-p-p}$ .
12. One of the components that contribute to the deterioration of the return loss is the ESD structure which needs to be carefully designed.
13. The termination small signal resistance tolerance across voltages from 100mV to 400mV shall not exceed +/- 5W with regard to the average of the values measured at 100mV and 400mV for that pin.
14. This number represents the lane-to-lane skew between TX and RX pins and does not include the transmitter output skew from the component driving the signal to the receiver. This is one component of the end-to-end channel skew in the AMD specification.
15. Measured from the reference clock edge to the center of the input eye. This specification must be met across specified voltage and temperature ranges for a single component. Drift rate of the change is significantly below the tracking capability of the receiver.
16. This bandwidth number assumes the specified minimum data transition density. Maximum jitter at 0.2 MHz is 0.05 UI.
17. The specified time includes the time required to forward the EI entry condition.
18. BER per differential lane.

$$V_{RX-DIFFp-p} = 2 \times |V_{RX-D+} - V_{RX-D-}| \quad (EQ5)$$

$$V_{RX-CM} = DC_{(avg)} \text{ of } (|V_{RX-D+} + V_{RX-D-}|/2) \quad (EQ6)$$


$$V_{RX-CM-AC} = ((Max |V_{RX-D+} + V_{RX-D-}|)/2) - ((Min |V_{RX-D+} + V_{RX-D-}|)/2) \quad (EQ7)$$

$$R_{RX-MATCH-DC} = 2 \times ((|R_{RX-D+} - R_{RX-D-}|) / (|R_{RX-D+} + R_{RX-D-}|)) \quad (EQ8)$$

### AMB Initialization

The FBD initialization process generally follows the top-to-bottom sequence of the state transitions shown in the high level AMB Initialization Flow diagram. The host must sequence the AMB devices through the Disable, Calibrate, (back to Disable), Training, Testing, and Polling states in order to transition the AMBs into the active channel L0 state. The value in parenthesis in each state bubble indicates the condition/activity of the links during these states.

### AMB Initialization Flow Diagram



Each bit lane is initialized (mostly) independently to support fault tolerance. The transitions in the AMB Initialization Flow Diagram represent the transitions of the AMB core logic state machine and are taken when the transition event is detected on the minimum required number of southbound bit lanes. The chain of FBDIMM links connecting the host to the AMBs must each be initialized to establish the timing for broadcasting data frames in the southbound direction and for merging data frames in the northbound direction. The AMBs on the channel are generally initialized as a group but because each AMB is individually addressable many alternate initialization sequences may be employed.



**Part Number Decode**

<b>S</b>	<b>G</b>	<b>512</b>	<b>7</b>	<b>FBD2</b>	<b>256</b>	<b>5</b>	<b>2</b>	<b>H</b>	<b>C</b>	<b>D</b>
1	2	3	4	5	6	7	8	9	10	11

- 1 SMART Modular Technologies**
- 2 Module Process Technology**  
G: Green Module (RoHS Compliant)
- 3 Module Address Depth**  
512: 512M
- 4 Module Data Bus Width**  
7: x72
- 5 Module Configuration**  
FBD2: DDR2 240-pin Fully Buffered DIMM
- 6 Device Depth**  
256: 256Mx4
- 7 CAS Latency**  
5: CL 5.0
- 8 Module Speed**  
2: DDR2-667
- 9 Device Vendor**  
H: Hynix
- 10 Device Revision**  
C: Revision C
- 10 AMB Vendor & Revision**  
D: IDT AMB Revision C1

**Disclaimer:**

No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of SMART Modular Technologies, Inc. ("SMART"). The information in this document is subject to change without notice. SMART assumes no responsibility for any errors or omissions that may appear in this document, and disclaims responsibility for any consequences resulting from the use of the information set forth herein. SMART makes no commitments to update or to keep current information contained in this document. The products listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. Moreover, SMART does not recommend or approve the use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If a customer wishes to use SMART products in applications not intended by SMART, said customer must contact an authorized SMART representative to determine SMART's willingness to support a given application. The information set forth in this document does not convey any license under the copyrights, patent rights, trademarks or other intellectual property rights claimed and owned by SMART. The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by SMART.

ALL PRODUCTS SOLD BY SMART ARE COVERED BY THE PROVISIONS APPEARING IN SMART'S TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATIONS OF LIABILITY, WARRANTY AND INFRINGEMENT PROVISIONS. SMART MAKES NO WARRANTIES OF ANY KIND, EXPRESS, STATUTORY, IMPLIED OR OTHERWISE, REGARDING INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED PRODUCTS FROM INTELLECTUAL PROPERTY INFRINGEMENT, AND EXPRESSLY DISCLAIMS ANY SUCH WARRANTIES INCLUDING WITHOUT LIMITATION ANY EXPRESS, STATUTORY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

©1996 SMART Modular Technologies, Inc. All rights reserved.