

## PCIe Gen 2 main Clock for Intel-based Servers

### Recommended Application:

PCIe Gen 2 & FBD compliant CK410B (CK410B+) clock for Intel-based servers

### Output Features:

- 4 - 0.7V current-mode differential CPU pairs
- 5 - 0.7V current-mode differential SRC pair
- 4 - PCI (33MHz)
- 3 - PCICLK\_F, (33MHz) free-running
- 1 - 48MHz
- 2 - REF, 14.318MHz

### Features/Benefits:

- Supports spread spectrum modulation, 0 to -0.5% down spread
- Uses external 14.318MHz crystal and external load capacitors for low ppm synthesis error
- CPU clocks independent of SRC/PCI clocks
- D2/D3 SMBus address

### Functionality

FS_C <sup>1</sup>	FS_B <sup>1</sup>	FS_A <sup>2</sup>	CPU MHz	SRC MHz	PCI MHz	REF MHz	USB MHz
0	0	0	266.67	100.00	33.33	14.318	48.000
0	0	1	133.33	100.00	33.33	14.318	48.000
0	1	0	200.00	100.00	33.33	14.318	48.000
0	1	1	166.67	100.00	33.33	14.318	48.000
1	0	0	333.33	100.00	33.33	14.318	48.000
1	0	1	100.00	100.00	33.33	14.318	48.000
1	1	0	400.00	100.00	33.33	14.318	48.000
1	1	1					Reserved

1. FS\_B and FS\_C are three-level inputs. Please see  $V_{IL\_FS}$  and  $V_{IH\_FS}$  specifications in the Input/Supply/Common Output Parameters Table for correct values.

Also refer to the Test Clarification Table.

2. FS\_A is a low-threshold input. Please see the  $V_{IL\_FS}$  and  $V_{IH\_FS}$  specifications in the Input/Supply/Common Output Parameters Table for correct values.

### Key Specifications:

- PCIe Gen 2 compliant SRC outputs
- FBD 2 compliant CPU clocks
- CPU cycle-cycle jitter: < 50ps
- SRC cycle-cycle jitter: < 125ps
- PCI cycle-cycle jitter: < 500ps
- CPU output skew: < 50ps
- SRC output skew: < 250ps
- $\pm 300\text{ppm}$  frequency accuracy on all outputs except 48MHz
- $\pm 100\text{ppm}$  frequency accuracy on 48MHz

### Pin Configuration

VDDPCI	1	56	FS_C/TEST_SEL
GNDPCI	2	55	REF0
PCICLK0	3	54	REF1
PCICLK1	4	53	VDDREF
PCICLK2	5	52	X1
PCICLK3	6	51	X2
GNDPCI	7	50	GNDREF
VDDPCI	8	49	FS_B/TEST_MODE
PCICLK_F0	9	48	FS_A
PCICLK_F1	10	47	VDDCPU
PCICLK_F2	11	46	CPUCLKT0
VDD48	12	45	CPUCLKC0
48MHz	13	44	VDDCPU
GND48	14	43	CPUCLKT1
VDDSRC	15	42	CPUCLKC1
SRCCCLKT0	16	41	GNDCPU
SRCCCLKC0	17	40	CPUCLKT2
SRCCCLKC1	18	39	CPUCLKC2
SRCCCLKT1	19	38	VDDCPU
GNDSRC	20	37	CPUCLKT3
SRCCCLKT2	21	36	CPUCLKC3
SRCCCLKC2	22	35	VDDA
SRCCCLKC3	23	34	GNDA
SRCCCLKT3	24	33	IREF
VDDSRC	25	32	NC
SRCCCLKT4	26	31	Vtt_PwrGd#/PD
SRCCCLKC4	27	30	SDATA
VDDSRC	28	29	SCLK

**ICS932S421**

**56-pin SSOP & TSSOP**

## Pin Description

Pin #	Pin Name	Pin Type	Description
1	VDDPCI	PWR	Power supply for PCI clocks, nominal 3.3V
2	GNDPCI	PWR	Ground pin for the PCI outputs
3	PCICLK0	OUT	PCI clock output.
4	PCICLK1	OUT	PCI clock output.
5	PCICLK2	OUT	PCI clock output.
6	PCICLK3	OUT	PCI clock output.
7	GNDPCI	PWR	Ground pin for the PCI outputs
8	VDDPCI	PWR	Power supply for PCI clocks, nominal 3.3V
9	PCICLK_F0	OUT	Free running PCI clock not affected by PCI_STOP# .
10	PCICLK_F1	OUT	Free running PCI clock not affected by PCI_STOP# .
11	PCICLK_F2	OUT	Free running PCI clock not affected by PCI_STOP# .
12	VDD48	PWR	Power pin for the 48MHz output.3.3V
13	48MHz	OUT	48MHz clock output.
14	GND48	PWR	Ground pin for the 48MHz outputs
15	VDDSRC	PWR	Supply for SRC clocks, 3.3V nominal
16	SRCCLKT0	OUT	True clock of differential SRC clock pair.
17	SRCCLKC0	OUT	Complement clock of differential SRC clock pair.
18	SRCCLKC1	OUT	Complement clock of differential push-pull SRC clock pair.
19	SRCCLKT1	OUT	True clock of differential SRC clock pair.
20	GNDSRC	PWR	Ground pin for the SRC outputs
21	SRCCLKT2	OUT	True clock of differential SRC clock pair.
22	SRCCLKC2	OUT	Complement clock of differential SRC clock pair.
23	SRCCLKC3	OUT	Complement clock of differential SRC clock pair.
24	SRCCLKT3	OUT	True clock of differential SRC clock pair.
25	VDDSRC	PWR	Supply for SRC clocks, 3.3V nominal
26	SRCCLKT4	OUT	True clock of differential SRC clock pair.
27	SRCCLKC4	OUT	Complement clock of differential SRC clock pair.
28	VDDSRC	PWR	Supply for SRC clocks, 3.3V nominal


**Pin Description (Continued)**

Pin #	Pin Name	Type	Pin Description
29	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
30	SDATA	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
31	Vtt_PwrGd#/PD	IN	Vtt_PwrGd# is an active low input used to determine when latched inputs are ready to be sampled. PD is an asynchronous active high input pin used to put the device into a low power state. The internal clocks, PLLs and the crystal oscillator are stopped.
32	NC	N/A	No Connection.
33	IREF	OUT	This pin establishes the reference current for the differential current-mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value.
34	GNDA	PWR	Ground pin for the PLL core.
35	VDDA	PWR	3.3V power for the PLL core.
36	CPUCLKC3	OUT	Complementary clock of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
37	CPUCLKT3	OUT	True clock of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
38	VDDCPU	PWR	Supply for CPU clocks, 3.3V nominal
39	CPUCLKC2	OUT	Complementary clock of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
40	CPUCLKT2	OUT	True clock of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
41	GNDCPU	PWR	Ground pin for the CPU outputs
42	CPUCLKC1	OUT	Complementary clock of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
43	CPUCLKT1	OUT	True clock of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
44	VDDCPU	PWR	Supply for CPU clocks, 3.3V nominal
45	CPUCLKC0	OUT	Complementary clock of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
46	CPUCLKT0	OUT	True clock of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias.
47	VDDCPU	PWR	Supply for CPU clocks, 3.3V nominal
48	FS_A	IN	3.3V tolerant input for CPU frequency selection. Refer to input electrical characteristics for Vil_FS and Vih_FS values.
49	FS_B/TEST_MODE	IN	3.3V tolerant input for CPU frequency selection. Refer to input electrical characteristics for Vil_FS and Vih_FS values. TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in test mode. Refer to Test Clarification Table.
50	GNDREF	PWR	Ground pin for the REF outputs.
51	X2	OUT	Crystal output, Nominally 14.318MHz
52	X1	IN	Crystal input, Nominally 14.318MHz.
53	VDDREF	PWR	Ref, XTAL power supply, nominal 3.3V
54	REF1	OUT	14.318 MHz reference clock.
55	REF0	OUT	14.318 MHz reference clock.
56	FS_C/TEST_SEL	IN	3.3V tolerant input for CPU frequency selection. Low voltage threshold inputs, see input electrical characteristics for Vil_FS and Vih_FS values. TEST_Sel: 3-level latched input to enable test mode. Refer to Test Clarification Table

## General Description

**ICS932S421B** is a main clock synthesizer for CK410B-generation Intel server platforms. **ICS932S421B** is driven with a 14.318MHz crystal. It generates CPU outputs up to 400MHz and PCI-Express clocks at 100. The 48 MHz USB clock is an exact 48.000 MHz clock. The **ICS932S421B** generates all other clocks with less than the +/- 300 ppm error.

## Block Diagram



## Power Groups

Pin Number		Description
VDD	GND	
53	50	Xtal, Ref
1,8	2,7	PCICLK outputs
15,25,28	20	SRCCLK outputs
35	34	Master clock, CPU Analog
12	14	48MHz, PLL_48
47,44,38	41	CPUCLK clocks

**Absolute Max**

Symbol	Parameter	Min	Max	Units
VDD_A	3.3V Core Supply Voltage		V <sub>DD</sub> + 0.5V	V
VDD_In	3.3V Logic Input Supply Voltage	GND - 0.5	V <sub>DD</sub> + 0.5V	V
T <sub>s</sub>	Storage Temperature	-65	150	°C
T <sub>ambient</sub>	Ambient Operating Temp	0	70	°C
T <sub>case</sub>	Case Temperature		115	°C
ESD prot	Input ESD protection human body model	2000		V

**Electrical Characteristics - Input/Supply/Common Output Parameters**

T<sub>A</sub> = 0 - 70°C; Supply Voltage V<sub>DD</sub> = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage	V <sub>IH</sub>	3.3 V +/-5%	2		V <sub>DD</sub> + 0.3	V	
Input Low Voltage	V <sub>IL</sub>	3.3 V +/-5%	V <sub>SS</sub> - 0.3		0.8	V	
Input High Current	I <sub>IH</sub>	V <sub>IN</sub> = V <sub>DD</sub>	-5		5	uA	
Input Low Current	I <sub>IL1</sub>	V <sub>IN</sub> = 0 V; Inputs with no pull-up resistors	-5			uA	
	I <sub>IL2</sub>	V <sub>IN</sub> = 0 V; Inputs with pull-up resistors	-200			uA	
Low Threshold Input High Voltage	V <sub>IH_FS</sub>	3.3 V +/-5%	0.7		V <sub>DD</sub> + 0.3	V	
Low Threshold Input Low Voltage	V <sub>IL_FS</sub>	3.3 V +/-5%	V <sub>SS</sub> - 0.3		0.35	V	
Operating Supply Current	I <sub>DD3.3OP</sub>	3.3 V +/-5%, Full Load			350	mA	
Powerdown Current	I <sub>DD3.3PD</sub>	all diff pairs driven			90	mA	
		all differential pairs tri-stated			15	mA	
Input Frequency <sup>3</sup>	F <sub>i</sub>	V <sub>DD</sub> = 3.3 V				MHz	3
Pin Inductance <sup>1</sup>	L <sub>pin</sub>				7	nH	1
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	Logic Inputs			5	pF	1
	C <sub>OUT</sub>	Output pin capacitance			5	pF	1
	C <sub>INX</sub>	X1 & X2 pins			5	pF	1
Clk Stabilization <sup>1,2</sup>	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up or de-assertion of PD# to 1st clock			1.8	ms	1,2
Modulation Frequency		Triangular Modulation	30		33	kHz	1
Tdrive_PD#		CPU output enable after PD# de-assertion			300	us	1
Tfall_Pd#		PD# fall time of			5	ns	1
Trise_Pd#		PD# rise time of			5	ns	2
SMBus Voltage	V <sub>IMAX</sub>	Max. Voltage on SCLK/SDAT			5.5	V	1
Low-level Output Voltage	V <sub>OLSMbus</sub>	@ I <sub>PULLUP</sub>			0.4	V	1
Current sinking at V <sub>OL</sub> = 0.4 V	I <sub>PULLUP</sub>		4			mA	1
SCLK/SDATA Clock/Data Rise Time	T <sub>R12C</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Clock/Data Fall Time	T <sub>F12C</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>See timing diagrams for timing requirements.

<sup>3</sup>Input frequency should be measured at the REF output pin and tuned to ideal 14.31818MHz to meet ppm accuracy on PLL outputs.

### Electrical Characteristics - CPU 0.7V Current Mode Differential Pair

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3 \text{ V} \pm 5\%$ ;  $C_L = 2\text{pF}$ ,  $R_S = 33.2\Omega$ ,  $R_P = 49.9\Omega$ ,  $I_{REF} = 475\Omega$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Current Source Output Impedance	Zo	$V_O = V_x$	3000			$\Omega$	1
Voltage High	VHigh	Statistical measurement on single ended signal using oscilloscope math function.	660		850	mV	1
Voltage Low	VLow		-150		150		1
Max Voltage	Vovs	Measurement on single ended signal using absolute value.			1150	mV	1
Min Voltage	Vuds		-300				1
Crossing Voltage (abs)	Vcross(abs)		250		550	mV	1
Crossing Voltage (var)	d-Vcross	Variation of crossing over all edges			140	mV	1
Long Accuracy	ppm	see Tperiod min-max values	-300		300	ppm	1,2
Average period	Tperiod	400MHz nominal	2.4993		2.5008	ns	2
		400MHz spread	2.4993		2.5133	ns	2
		333.33MHz nominal	2.9991		3.0009	ns	2
		333.33MHz spread	2.9991		3.016	ns	2
		266.66MHz nominal	3.7489		3.7511	ns	2
		266.66MHz spread	3.7489		3.77	ns	2
		200MHz nominal	4.9985		5.0015	ns	2
		200MHz spread	4.9985		5.0266	ns	2
		166.66MHz nominal	5.9982		6.0018	ns	2
		166.66MHz spread	5.9982		6.0320	ns	2
		133.33MHz nominal	7.4978		7.5023	ns	2
		133.33MHz spread	7.4978		7.5400	ns	2
		100.00MHz nominal	9.9970		10.0030	ns	2
		100.00MHz spread	9.9970		10.0533	ns	2
Absolute min period	$T_{absmin}$	400MHz nominal/spread	2.4143			ns	1,2
		333.33MHz nominal/spread	2.9141			ns	1,2
		266.66MHz nominal/spread	3.6639			ns	1,2
		200MHz nominal/spread	4.8735			ns	1,2
		166.66MHz nominal/spread	5.8732			ns	1,2
		133.33MHz nominal/spread	7.4128			ns	1,2
		100.00MHz nominal/spread	9.8720			ns	1,2
Rise Time	$t_r$	$V_{OL} = 0.175\text{V}$ , $V_{OH} = 0.525\text{V}$	175		700	ps	1
Fall Time	$t_f$	$V_{OH} = 0.525\text{V}$ , $V_{OL} = 0.175\text{V}$	175		700	ps	1
Rise Time Variation	$d-t_r$				125	ps	1
Fall Time Variation	$d-t_f$				125	ps	1
Duty Cycle	$d_{t3}$	Measurement from differential waveform	45		55	%	1
Skew	$t_{sk3}$	CPU (3:0) $V_T = 50\%$			50	ps	1
Jitter, Cycle to cycle	$t_{j cyc-cyc}$	Measurement from differential waveform			50	ps	1

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup>All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFout is at 14.31818MHz

### Electrical Characteristics - SRC 0.7V Current Mode Differential Pair

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3 \text{ V} +/- 5\%$ ;  $C_L = 2\text{pF}$ ,  $R_S = 33.2\Omega$ ,  $R_P = 49.9\Omega$ ,  $I_{REF} = 475\Omega$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Current Source Output Impedance	$Z_o$	$V_O = V_x$	3000			$\Omega$	1
Voltage High	VHigh	Statistical measurement on single ended signal using oscilloscope	660		850	$\text{mV}$	1
Voltage Low	VLow		-150		150		1
Max Voltage	Vovs	Measurement on single ended signal using absolute value.			1150	$\text{mV}$	1
Min Voltage	Vuds		-300				1
Crossing Voltage (abs)	$V_{cross}(\text{abs})$		250		550	$\text{mV}$	1
Crossing Voltage (var)	d-Vcross	Variation of crossing over all edges			140	$\text{mV}$	1
Long Accuracy	ppm	see Tperiod min-max values	-300		300	ppm	1,2
Average period	Tperiod	100.00MHz nominal	9.9970		10.0030	ns	2
		100.00MHz spread	9.9970		10.0533	ns	2
Absolute min period	Tabsmmin	100.00MHz nominal/spread	9.8720			ns	1,2
Rise Time	$t_r$	$V_{OL} = 0.175\text{V}$ , $V_{OH} = 0.525\text{V}$	175		700	ps	1
Fall Time	$t_f$	$V_{OH} = 0.525\text{V}$ $V_{OL} = 0.175\text{V}$	175		700	ps	1
Rise Time Variation	d- $t_r$				125	ps	1
Fall Time Variation	d- $t_f$				125	ps	1
Duty Cycle	$d_{t3}$	Measurement from differential waveform	45		55	%	1
Skew	$t_{sk3}$	SRC(4:0), $V_T = 50\%$			250	ps	1
Jitter, Cycle to cycle	$t_{j_{cyc-cyc}}$	Measurement from differential waveform			125	ps	1

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup>All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFout is at 14.31818MHz

### PLL Phase Jitter Impact

Parameter		Conditions	Min	Typ.	Max	Units	Notes
Output phase jitter impact – PCIe Gen1	$\theta_{PCle1}$	(including PLL BW 1.5-22 MHz, $z = 0.54$ , $T_d=10 \text{ ns}$ , $F_{trk}=1.5 \text{ MHz}$ )	0		86	ps	1,3,4,5,6,7
Output phase jitter impact - PCIe Gen2	$\theta_{PCle2Lo}$	from 10KHz-1.5MHz (with SSC removed)	0		3	ps RMS	1,3,6,7
	$\theta_{PCle2Hi}$	from 1.5MHz-Nyquist both using the Gen2 difference function	0		3.1	ps RMS	1,3,6,7
Output phase jitter impact – FBD	$\theta_{FBD}$	(including PLL BW 11- 33 Mz, $z = 0.54$ , $T_d=5 \text{ ns}$ , $F_{trk}=0.2 \text{ MHz}$ )	0		3	ps RMS	2,5,6,7

#### NOTES:

- Post processed evaluation through PCI-SIG supplied Matlab scripts.
- Refer to FB-DIMM Specification: "High Speed Differential Point-to-Point Link at 1.5 V" for updates to this specification.
- Refer to the latest PClexpress 2.0 Base Specification (Currently Rev 0.9 dated 9/1/2006)
- These jitter numbers are defined for a BER of 1E-12. Measured numbers at a smaller sample size have to be extrapolated to this BER target.
- $z = 0.54$  is implying a jitter peaking of 3 dB.
- Guaranteed by design and characterization, not 100% tested in production.
- PCIe Gen1 and Gen2 specs apply to SRC outputs. FBD spec applies to CPU outputs..

### Electrical Characteristics - PCICLK/PCICLK\_F

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3 \text{ V } +/- 5\%$ ;  $C_L = 5 \text{ pF}$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Long Accuracy	ppm	see Tperiod min-max values	-300	0.00	300	ppm	1,2
Clock period	$T_{\text{period}}$	33.33MHz output nominal	29.99100		30.00900	ns	2
		33.33MHz output spread	29.99100		30.15980	ns	2
Absolute Min/Max Clock period	$T_{\text{abs}}$	33.33MHz output nominal	29.49100		30.50900	ns	2
		33.33MHz output spread	29.49100		30.65980	ns	2
Clk High Time	$t_{h1}$		12		N/A	ns	1
Clock Low Time	$t_{l1}$		12		N/A	ns	1
Output High Voltage	$V_{OH}$	$I_{OH} = -1 \text{ mA}$	2.4			V	
Output Low Voltage	$V_{OL}$	$I_{OL} = 1 \text{ mA}$			0.55	V	
Output High Current	$I_{OH}$	$V_{OH} @ \text{MIN} = 1.0 \text{ V}$	-33			mA	
		$V_{OH} @ \text{MAX} = 3.135 \text{ V}$			-33	mA	
Output Low Current	$I_{OL}$	$V_{OL} @ \text{MIN} = 1.95 \text{ V}$	30			mA	
		$V_{OL} @ \text{MAX} = 0.4 \text{ V}$			38	mA	
Rise Time	$t_{r1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5		2	ns	1
Fall Time	$t_{f1}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5		2	ns	1
Duty Cycle	$d_{t1}$	$V_T = 1.5 \text{ V}$	45		55	%	1
Skew	$t_{sk1}$	$V_T = 1.5 \text{ V}$			500	ps	1
Jitter	$t_{j\text{cyc-cyc}}$	$V_T = 1.5 \text{ V}$			500	ps	1

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup>All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFout is at 14.31818MHz

### Electrical Characteristics - 48MHz

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3 \text{ V } +/- 5\%$ ;  $C_L = 5 \text{ pF}$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Long Accuracy	ppm	see Tperiod min-max values	-100	0	100	ppm	1,2
Clock period	$T_{\text{period}}$	48.0000MHz output nominal	20.83125		20.83542	ns	2
Absolute Min/Max Clock period	$T_{\text{abs}}$	Nominal	20.48125		21.18542	ns	2
Clk High Time	$t_{h1}$		8.094			ns	1
Clock Low Time	$t_{l1}$		7.694			ns	1
Output High Current	$I_{OH}$	$V_{OH} @ \text{MIN} = 1.0 \text{ V}$	-33			mA	
		$V_{OH} @ \text{MAX} = 3.135 \text{ V}$			-33	mA	
Output Low Current	$I_{OL}$	$V_{OL} @ \text{MIN} = 1.95 \text{ V}$	30			mA	
		$V_{OL} @ \text{MAX} = 0.4 \text{ V}$			38	mA	
Rise Time	$t_{r1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	1		2	ns	1
Fall Time	$t_{f1}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	1		2	ns	1
Duty Cycle	$d_{t1}$	$V_T = 1.5 \text{ V}$	45		55	%	1
Jitter, Cycle to cycle	$t_{j\text{cyc-cyc}}$	$V_T = 1.5 \text{ V}$			350	ps	1

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup>All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFout is at 14.31818MHz


### Electrical Characteristics - REF-14.318MHz

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3 \text{ V } +/- 5\%$ ;  $C_L = 5 \text{ pF}$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Long Accuracy	ppm	see Tperiod min-max values	-300	0	300	ppm	1
Clock period	$T_{\text{period}}$	14.318MHz output nominal	69.82033		69.86224	ns	1
Absolute Min/Max Clock period	$T_{\text{abs}}$	Nominal	68.82033		70.86224	ns	2
Output High Voltage	$V_{OH}$	$I_{OH} = -1 \text{ mA}$	2.4			V	1
Output Low Voltage	$V_{OL}$	$I_{OL} = 1 \text{ mA}$			0.4	V	1
Output High Current	$I_{OH}$	$V_{OH} @ \text{MIN} = 1.0 \text{ V}$ , $V_{OH} @ \text{MAX} = 3.135 \text{ V}$	-29		-23	mA	1
Output Low Current	$I_{OL}$	$V_{OL} @ \text{MIN} = 1.95 \text{ V}$ , $V_{OL} @ \text{MAX} = 0.4 \text{ V}$	29		27	mA	1
Rise Time	$t_{r1}$	$V_{OL} = 0.4 \text{ V}$ , $V_{OH} = 2.4 \text{ V}$	0.5		2	ns	1
Fall Time	$t_{f1}$	$V_{OH} = 2.4 \text{ V}$ , $V_{OL} = 0.4 \text{ V}$	0.5		2	ns	1
Skew	$t_{sk1}$	$V_T = 1.5 \text{ V}$			500	ps	1
Duty Cycle	$d_{t1}$	$V_T = 1.5 \text{ V}$	45		55	%	1
Jitter	$t_{\text{cyc-cyc}}$	$V_T = 1.5 \text{ V}$			1000	ps	1

<sup>1</sup>Guaranteed by design, not 100% tested in production.

## Single-ended Output Terminations



The singled-ended outputs of the ICS 932S421B default to a drive strength of 2 loads. The REF clocks can be turned down to 1-load strength via the SMBus. Suggested termination resistors are as follows for transmission lines with  $Z_o = 50$  ohms:

Single-ended outputs at 2-load strength (Power up default for all single-ended outputs)	Driving 1 load, $R_s = 33$ ohms Driving 2 loads, $R_s = 7.5$ ohms
Single-ended outputs at 1-load strength (REF clock only)	Driving 1 load, $R_s = 22$ ohms

## General SMBus serial interface information for the ICS932S421B

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will **acknowledge**
- Controller (host) sends the begining byte location = N
- ICS clock will **acknowledge**
- Controller (host) sends the data byte count = X
- ICS clock will **acknowledge**
- Controller (host) starts sending **Byte N through Byte N + X - 1**  
(see Note 2)
- ICS clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a Stop bit

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will **acknowledge**
- Controller (host) sends the begining byte location = N
- ICS clock will **acknowledge**
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3<sub>(H)</sub>
- ICS clock will **acknowledge**
- ICS clock will send the data byte count = X
- ICS clock sends **Byte N + X - 1**
- ICS clock sends **Byte 0 through byte X (if X<sub>(H)</sub> was written to byte 8)**.
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index Block Write Operation		
Controller (Host)	ICS (Slave/Receiver)	
T	starT bit	
Slave Address D2 <sub>(H)</sub>		
WR	WRite	
	ACK	
Beginning Byte = N	ACK	
Data Byte Count = X	ACK	
Beginning Byte N	X Byte	ACK
O		O
O		O
O		O
Byte N + X - 1		ACK
P	stoP bit	

Index Block Read Operation		
Controller (Host)	ICS (Slave/Receiver)	
T	starT bit	
Slave Address D2 <sub>(H)</sub>		
WR	WRite	
	ACK	
Beginning Byte = N	ACK	
RT	Repeat starT	
Slave Address D3 <sub>(H)</sub>		
RD	ReaD	
	ACK	
	Data Byte Count = X	
	ACK	
	X Byte	Beginning Byte N
		O
		O
		O
		Byte N + X - 1
N	Not acknowledge	
P	stoP bit	

**SMBus Table: SRC Output Enable Register**

Byte 0	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	NA	SRCCLK7 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 6	NA	SRCCLK6 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 5	NA	SRCCLK5 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 4	26,27	SRCCLK4 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 3	23,24	SRCCLK3 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 2	21,22	SRCCLK2 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 1	18,19	SRCCLK1 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 0	16,17	SRCCLK0 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1

**SMBus Table: CPU, REF and 48 MHz Output Enable Register**

Byte 1	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	54	REF1 Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 6	55	REF0 Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 5	36,37	CPUCLK3	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 4	39,40	CPUCLK2	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 3			RESERVED				0
Bit 2	42,43	CPUCLK1	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 1	45,46	CPUCLK0	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 0	CPU, SRC, PCI	Spread Spectrum Enable	Spread Off/On	RW	Spread Off	Spread On	0

**SMBus Table: PCI and PCICLK\_F Output Enable Register**

Byte 2	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	6	PCICLK3	Output Enable	RW	Disable-Low	Enable	1
Bit 6	5	PCICLK2	Output Enable	RW	Disable-Low	Enable	1
Bit 5	4	PCICLK1	Output Enable	RW	Disable-Low	Enable	1
Bit 4	3	PCICLK0	Output Enable	RW	Disable-Low	Enable	1
Bit 3	11	PCICLK_F2 Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 2	10	PCICLK_F1 Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 1	9	PCICLK_F0 Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 0	13	48MHz Enable	Output Enable	RW	Disable-Low	Enable	1

**SMBus Table: PCICLK\_F and SRC Stop Control Register**

Byte 3	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	11	PCICLK_F2 Stop En	Free-Running Control, Default: not affected by PCI/SRC_STOP (Byte 4, bit 5)	RW	Free-Running	Stoppable	1
Bit 6	10	PCICLK_F1 Stop En		RW	Free-Running	Stoppable	1
Bit 5	9	PCICLK_F0 Stop En		RW	Free-Running	Stoppable	1
Bit 4	26,27	SRCCLK4 Stop En		RW	Free-Running	Stoppable	1
Bit 3	23,24	SRCCLK3 Stop En		RW	Free-Running	Stoppable	1
Bit 2	21,22	SRCCLK2 Stop En		RW	Free-Running	Stoppable	1
Bit 1	18,19	SRCCLK1 Stop En		RW	Free-Running	Stoppable	1
Bit 0	16,17	SRCCLK0 Stop En		RW	Free-Running	Stoppable	1

**SMBus Table: CPU and SRC Stop and Power Down Mode Drive Control Register**

Byte 4	Pin #	Name	Control Function	Type	0	1	PWD
<b>Bit 7</b>	36,37	CPUCLK3 PD Drive	Drive Mode in PD	RW	Driven	Hi-Z	0
<b>Bit 6</b>	39,40	CPUCLK2 PD Drive	Drive Mode in PD	RW	Driven	Hi-Z	0
<b>Bit 5</b>	42,43	CPUCLK1 PD Drive	Drive mode in PD	RW	Driven	Hi-Z	0
<b>Bit 4</b>	45,46	CPUCLK0 PD Drive	Drive mode in PD	RW	Driven	Hi-Z	0
<b>Bit 3</b>	36,37	CPUCLK3 Stop En	Free-Running Control, Default: not affected by CPU_STOP	RW	Free-Running	Stoppable	1
<b>Bit 2</b>	39,40	CPUCLK2 Stop En		RW	Free-Running	Stoppable	1
<b>Bit 1</b>	42,43	CPUCLK1 Stop En		RW	Free-Running	Stoppable	1
<b>Bit 0</b>	45,46	CPUCLK0 Stop En		RW	Free-Running	Stoppable	1

**SMBus Table: Output and Spread Spectrum Control Register**

Byte 5	Pin #	Name	Control Function	Type	0	1	PWD
<b>Bit 7</b>			RESERVED				0
<b>Bit 6</b>	SRC	SRC Stop Drive Mode	Driven in STOP	RW	Driven	Hi-Z	0
<b>Bit 5</b>	SRC	SRC PD Drive Mode	Driven in PD	RW	Driven	Hi-Z	0
<b>Bit 4</b>			RESERVED				0
<b>Bit 3</b>	36,37	CPUCLK3 Stop Drive	Drive Mode in Stop	RW	Driven	Hi-Z	0
<b>Bit 2</b>	39,40	CPUCLK2 Stop Drive	Drive Mode in Stop	RW	Driven	Hi-Z	0
<b>Bit 1</b>	42,43	CPUCLK1 Stop Drive	Drive Mode in Stop	RW	Driven	Hi-Z	0
<b>Bit 0</b>	45,46	CPUCLK0 Stop Drive	Drive Mode in Stop	RW	Driven	Hi-Z	0

**SMBus Table: Device ID Register**

Byte 6	Pin #	Name	Control Function	Type	0	1	PWD
<b>Bit 7</b>	-	Test Mode Selection	Test Mode Selection	RW	Hi-Z	REF/N	0
<b>Bit 6</b>	-	Test Clock Mode Entry	Test Mode	RW	Disable	Enable	0
<b>Bit 5</b>	-		RESERVED				0
<b>Bit 4</b>	54,55	REF Drive Strength	1X or 2X	RW	1X	2X	1
<b>Bit 3</b>	PCI, SRC	PCI_STOP Control	Stop non-free running PC and SRC clocks.	RW	Stop	Run	1
<b>Bit 2</b>	-	FS_C	FS_C readback	R	See 932S421 Functionality Table	Latch	Latch
<b>Bit 1</b>	-	FS_B	FS_B readback	R			
<b>Bit 0</b>	-	FS_A	FS_A readback	R			

**SMBus Table: Vendor & Revision ID Register**

Byte 7	Pin #	Name	Control Function	Type	0	1	PWD
<b>Bit 7</b>	-	RID3	REVISION ID	R	-	-	X
<b>Bit 6</b>	-	RID2		R	-	-	X
<b>Bit 5</b>	-	RID1		R	-	-	X
<b>Bit 4</b>	-	RID0		R	-	-	X
<b>Bit 3</b>	-	VID3	VENDOR ID	R	-	-	0
<b>Bit 2</b>	-	VID2		R	-	-	0
<b>Bit 1</b>	-	VID1		R	-	-	0
<b>Bit 0</b>	-	VID0		R	-	-	1

**SMBus Table: Byte Count Register**

Byte 8	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	BC7	Byte Count Programming b(7:0)	RW	Writing to this register will configure how many bytes will be read back, default is 8 bytes. (0 to 7)		0
Bit 6	-	BC6		RW			0
Bit 5	-	BC5		RW			0
Bit 4	-	BC4		RW			0
Bit 3	-	BC3		RW			0
Bit 2	-	BC2		RW			1
Bit 1	-	BC1		RW			1
Bit 0	-	BC0		RW			1

**SMBus Table: Device ID Register**

Byte 9	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7		DID7	Device ID (2B hex)	R	-	-	0
Bit 6		DID6		R	-	-	0
Bit 5		DID5		R	-	-	1
Bit 4		DID4		R	-	-	0
Bit 3		DID3		R	-	-	1
Bit 2		DID2		R	-	-	0
Bit 1		DID1		R	-	-	1
Bit 0		DID0		R	-	-	1

**SMBus Table: M/N Programming & Control Register**

Byte 10	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	M/N_EN	CPU and SRC M/N Programming Enable	RW	Disable	Enable	0
Bit 6	CPU	CPU_STOP Control	Stop non-free running PC and SRC clocks.	RW	Stop	Run	1
Bit 5	-	RESERVED					0
Bit 4	-	RESERVED					0
Bit 3	SRC, PCI	SRC Alternate Frequency (96% of Nominal)	Set SRC = 96 MHz and PCI = 32 MHz Only active if Byte 10, bit 2 = 1	RW	Normal	Alternate Frequency	0
Bit 2	CPU	CPU Alternate Frequency (96% of Nominal) Only active if latched frequency is 166 MHz or 333 MHz.	Set alternate CPU frequency: 166 MHz to 160 MHz 333 MHz to 320 MHz	RW	Normal	Alternate Frequency	0
Bit 1	54	REF1 Drive Strength	1X or 2X	RW	See REF Drive Strength Functionality Table		1
Bit 0	55	REF0 Drive Strength	1X or 2X	RW			1

**SMBus Table: CPU Frequency Control Register**

Byte 11	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	CPU N Div8	N Divider Prog bit 8 N Divider Prog bit 9 M Divider Programming bit (5:0)	RW	The decimal representation of M and N Divider in Byte 11 and 12 will configure the CPU VCO frequency. Default at power up = latch-in or Byte 0 Rom table. VCO Frequency = $14.318 \times [NDiv(9:0)+8] / [MDiv(5:0)+2]$	X	
Bit 6	-	CPU N Div9		RW		X	
Bit 5	-	CPU M Div5		RW		X	
Bit 4	-	CPU M Div4		RW		X	
Bit 3	-	CPU M Div3		RW		X	
Bit 2	-	CPU M Div2		RW		X	
Bit 1	-	CPU M Div1		RW		X	
Bit 0	-	CPU M Div0		RW		X	

**SMBus Table: CPU Frequency Control Register**

Byte 12	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	CPU N Div7	N Divider Programming Byte12 bit(7:0) and Byte11 bit(7:6)	RW	The decimal representation of M and N Divider in Byte 11 and 12 will configure the CPU VCO frequency. Default at power up = latch-in or Byte 0 Rom table. VCO Frequency = $14.318 \times [NDiv(9:0)+8] / [MDiv(5:0)+2]$	X	
Bit 6	-	CPU N Div6		RW		X	
Bit 5	-	CPU N Div5		RW		X	
Bit 4	-	CPU N Div4		RW		X	
Bit 3	-	CPU N Div3		RW		X	
Bit 2	-	CPU N Div2		RW		X	
Bit 1	-	CPU N Div1		RW		X	
Bit 0	-	CPU N Div0		RW		X	

**SMBus Table: CPU Spread Spectrum Control Register**

Byte 13	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	CPU SSP7	Spread Spectrum Programming bit(7:0)	RW	These Spread Spectrum bits in Byte 13 and 14 will program the spread percentage of CPU	X	
Bit 6	-	CPU SSP6		RW		X	
Bit 5	-	CPU SSP5		RW		X	
Bit 4	-	CPU SSP4		RW		X	
Bit 3	-	CPU SSP3		RW		X	
Bit 2	-	CPU SSP2		RW		X	
Bit 1	-	CPU SSP1		RW		X	
Bit 0	-	CPU SSP0		RW		X	

**SMBus Table: CPU Spread Spectrum Control Register**

Byte 14	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-		Reserved				0
Bit 6	-	CPU SSP14	Spread Spectrum Programming bit(14:8)	RW	These Spread Spectrum bits in Byte 13 and 14 will program the spread percentage of CPU	X	
Bit 5	-	CPU SSP13		RW		X	
Bit 4	-	CPU SSP12		RW		X	
Bit 3	-	CPU SSP11		RW		X	
Bit 2	-	CPU SSP10		RW		X	
Bit 1	-	CPU SSP9		RW		X	
Bit 0	-	CPU SSP8		RW		X	

**SMBus Table: SRC Frequency Control Register**

Byte 15	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	SRC N Div8	N Divider Programming bits	RW	The decimal representation of M and N Divider in Byte 15 and 16 will configure the SRC VCO frequency. Default at power up = latch-in or Byte 0 Rom table. VCO Frequency = $14.318 \times [NDiv(9:0)+8] / [MDiv(5:0)+2]$		
Bit 6	-	SRC N Div9		RW	X		
Bit 5	-	SRC M Div5		RW	X		
Bit 4	-	SRC M Div4		RW	X		
Bit 3	-	SRC M Div3		RW	X		
Bit 2	-	SRC M Div2		RW	X		
Bit 1	-	SRC M Div1		RW	X		
Bit 0	-	SRC M Div0		RW	X		

**SMBus Table: SRC Frequency Control Register**

Byte 16	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	SRC N Div7	N Divider Programming b(7:0)	RW	The decimal representation of M and N Divider in Byte 15 and 16 will configure the SRC VCO frequency. Default at power up = latch-in or Byte 0 Rom table. VCO Frequency = $14.318 \times [NDiv(9:0)+8] / [MDiv(5:0)+2]$		
Bit 6	-	SRC N Div6		RW	X		
Bit 5	-	SRC N Div5		RW	X		
Bit 4	-	SRC N Div4		RW	X		
Bit 3	-	SRC N Div3		RW	X		
Bit 2	-	SRC N Div2		RW	X		
Bit 1	-	SRC N Div1		RW	X		
Bit 0	-	SRC N Div0		RW	X		

**SMBus Table: SRC Spread Spectrum Control Register**

Byte 17	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	SRC SSP7	Spread Spectrum Programming b(7:0)	RW	These Spread Spectrum bits in Byte 17 and 18 will program the spread percentage of SRC		
Bit 6	-	SRC SSP6		RW	X		
Bit 5	-	SRC SSP5		RW	X		
Bit 4	-	SRC SSP4		RW	X		
Bit 3	-	SRC SSP3		RW	X		
Bit 2	-	SRC SSP2		RW	X		
Bit 1	-	SRC SSP1		RW	X		
Bit 0	-	SRC SSP0		RW	X		

**SMBus Table: SRC Spread Spectrum Control Register**

Byte 18	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	Reserved	Spread Spectrum Programming b(14:8)	R	-	-	0
Bit 6	-	SRC SSP14		RW	These Spread Spectrum bits in Byte 17 and 18 will program the spread percentage of SRC		
Bit 5	-	SRC SSP13		RW	X		
Bit 4	-	SRC SSP12		RW	X		
Bit 3	-	SRC SSP11		RW	X		
Bit 2	-	SRC SSP10		RW	X		
Bit 1	-	SRC SSP9		RW	X		
Bit 0	-	SRC SSP8		RW	X		

**SMBus Table: CPU Programmable Output Divider Register**

Byte 19	Pin #	Name	Control Function	Type	0	1	PWD		
Bit 7	-	CPUDiv3	CPU Divider Ratio Programming Bits	RW	See CPU, SRC and PCI Divider Ratios Table		X		
Bit 6	-	CPUDiv2		RW			X		
Bit 5	-	CPUDiv1		RW			X		
Bit 4	-	CPUDiv0		RW			X		
Bit 3			RESERVED				X		
Bit 2			RESERVED				X		
Bit 1			RESERVED				X		
Bit 0			RESERVED				X		

**SMBus Table: SRC and PCI Programmable Output Divider Register**

Byte 20	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	PCIDiv3	PCI Divider Ratio Programming Bits	RW	See CPU, SRC and PCI Divider Ratios Table		X
Bit 6	-	PCIDiv2		RW			X
Bit 5	-	PCIDiv1		RW			X
Bit 4	-	PCIDiv0		RW			X
Bit 3	-	SRC_Div3	SRC_Divider Ratio Programming Bits	RW	See CPU, SRC and PCI Divider Ratios Table		X
Bit 2	-	SRC_Div2		RW			X
Bit 1	-	SRC_Div1		RW			X
Bit 0	-	SRC_Div0		RW			X

**SMBusTable: Test Byte Register**

Byte 21	Test	Test Function	Type	Test Result	PWD
Bit 7		ICS ONLY TEST	RW	Reserved	0
Bit 6		ICS ONLY TEST	RW	Reserved	0
Bit 5		ICS ONLY TEST	RW	Reserved	0
Bit 4		ICS ONLY TEST	RW	Reserved	0
Bit 3		ICS ONLY TEST	RW	Reserved	0
Bit 2		ICS ONLY TEST	RW	Reserved	0
Bit 1		ICS ONLY TEST	RW	Reserved	0
Bit 0		ICS ONLY TEST	RW	Reserved	0

**Note: Do NOT write to Bit 21. Erratic device operation will result!**

**REF Drive Strength Functionality**

Byte6, bit 4	Byte 10, bit 1	Byte 10, bit 0	REF1	REF0
0	X	X	1x	1x
1	0	0	1x	1x
1	0	1	1x	2x
1	1	0	2x	1x
1	1	1	<b>2x</b>	<b>2x</b>

**CPU, SRC and PCI Divider Ratios**

Div(3:0)	Divider
0 0000	2
1 0001	3
2 0010	5
3 0011	15
4 0100	4
5 0101	6
6 0110	10
7 0111	30
8 1000	8
9 1001	12
10 1010	20
11 1011	60
12 1100	16
13 1101	24
14 1110	40
15 1111	120

### PD, Power Down

PD is an asynchronous active high input used to shut off all clocks cleanly prior to system power down. When PD is asserted, all clocks will be driven low before turning off the VCO. All clocks will start without glitches when PD is de-asserted.

PD	CPU	CPU #	SRC	SRC#	PCIF/PCI	USB	REF	Note
0	Normal	Normal	Normal	Normal	33MHz	48MHz	14.318MHz	1
1	Iref * 2 or Float	Float	Iref * 2 or Float	Float	Low	Low	Low	1

Notes:


1. Refer to SMBus Byte 4 for additional information.

### PD Assertion

PD should be sampled high by 2 consecutive CPU# rising edges before stopping clocks. All single ended clocks will be held low on their next high to low transition.


All differential clocks will be held high on the next high to low transition of the complimentary clock. If the control register determining to drive mode is set to 'tri-state', the differential pair will be stopped in tri-state mode, undriven.

When the drive mode corresponding to the CPU or SRC clock of interest is set to '0' the true clock will be driven high at  $2 \times$  Iref and the complementary clock will be tristated. If the control register is programmed to '1' both clocks will be tristated. See SMBus Bytes 4 and 5 for additional information.




### PD De-assertion

The time from the de-assertion of PD or until power supply ramps to get stable clocks will be less than 1.8ms. If the drive mode control bit for PD tristate is programmed to '1' the stopped differential pair must first be driven high to a minimum of 200mV in less than 300 $\mu$ s of PD deassertion.



**Test Clarification Table**

Comments	HW		SW		OUTPUT
	FS_C/TEST_SEL HW PIN	FS_B/TEST_MODE HW PIN	TEST ENTRY BIT B6b6	REF/N or HI-Z B6b7	
	0	X	0	X	
Power-up w/ TEST_SEL = 1 to enter test mode Cycle power to disable test mode FS_C./TEST_SEL -->3-level latched input If power-up w/ V>2.0V (-0.3V) then use TEST_SEL If power-up w/ V<2.0V (-0.3V) then use FS_C FS_B/TEST_MODE -->low Vth input TEST_MODE is a real time input	1	0	X	0	HI-Z
	1	0	X	1	REF/N
	1	1	X	0	REF/N
	1	1	X	1	REF/N
If TEST_SEL HW pin is 0 during power-up, test mode can be invoked through B6b6. If test mode is invoked by B6b6, only B6b7 is used to select HI-Z or REF/N FS_B/TEST_Mode pin is not used. Cycle power to disable test mode, one shot control	0	X	1	0	HI-Z
	0	X	1	1	REF/N
B6b6: 1= ENTER TEST MODE, Default = 0 (NORMAL OPERATION)					
B6b7: 1= REF/N, Default = 0 (HI-Z)					



SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches COMMON DIMENSIONS	
	MIN	MAX	MIN	MAX
A	2.41	2.80	.095	.110
A1	0.20	0.40	.008	.016
b	0.20	0.34	.008	.0135
c	0.13	0.25	.005	.010
D	SEE VARIATIONS		SEE VARIATIONS	
E	10.03	10.68	.395	.420
E1	7.40	7.60	.291	.299
e	0.635 BASIC		0.025 BASIC	
h	0.38	0.64	.015	.025
L	0.50	1.02	.020	.040
N	SEE VARIATIONS		SEE VARIATIONS	
a	0°	8°	0°	8°

#### VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
56	18.31	18.55	.720	.730


Reference Doc.: JEDEC Publication 95, MO-118

10-0034


## Ordering Information

**ICS932S421BFLF-T**

Example:



- Designation for tape and reel packaging
- Annealed Lead Free (optional)
- Package Type  
F = SSOP
- Revision Designator
- Device Type
- Prefix  
ICS = Standard Device



**6.10 mm. Body, 0.50 mm. Pitch TSSOP  
(240 mil) (20 mil)**

SYMBOL	In Millimeters		In Inches		
	COMMON DIMENSIONS	MIN	MAX	MIN	MAX
A	--	1.20	--	.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.17	0.27	.007	.011	
c	0.09	0.20	.0035	.008	
D	SEE VARIATIONS			SEE VARIATIONS	
E	8.10 BASIC			0.319 BASIC	
E1	6.00	6.20	.236	.244	
e	0.50 BASIC			0.020 BASIC	
L	0.45	0.75	.018	.030	
N	SEE VARIATIONS			SEE VARIATIONS	
α	0°	8°	0°	8°	
aaa	--	0.10	--	.004	

#### VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
56	13.90	14.10	.547	.555


Reference Doc.: JEDEC Publication 95, MO-153

10-0039

## Ordering Information

**ICS932S421BGLF-T**

Example:



Designation for tape and reel packaging

Annealed Lead Free (optional)

Package Type  
G = TSSOP

Revision Designator

Device Type

Prefix

ICS = Standard Device

---

### Revision History

<b>Rev.</b>	<b>Issue Date</b>	<b>Description</b>	<b>Page #</b>
0.1	08/01/06	1. Initial Release	-
0.2	11/15/06	1. Added/Changed descriptions on page 1. 2. Added PLL Phase Jitter Impact Table. 3. Corrected PD timing diagram & descriptions. 4. Removed typical values pending characterization	1, 7, 19-20
A	04/26/07	1. Updated Single-ended Output Terminations. 2. Release to Final.	10
B	06/13/07	1. Updated CPU output numbers on the block diagram.	4