## Frequency Generator \& Integrated Buffers for Celeron \& PII/III ${ }^{\mathrm{TM}}$

## Recommended Application:

Single chip clock solution for SIS630S chipsets.
Output Features:

- 3- CPUs @ 2.5V
- 13-SDRAM @ 3.3V
- 6- PCI @3.3V,
- 2 - AGP @ 3.3V
- 1-48MHz, @3.3V fixed.
- $1-24 / 48 \mathrm{MHz}, 03.3 \mathrm{~V}$ selectable by $\mathrm{I}^{2} \mathrm{C}$ (Default is 24 MHz )
- 2- REF @3.3V, 14.318MHz.


## Features:

- Up to 166 MHz frequency support
- Support FSO-FS3 trapping status bit for $I^{2} \mathrm{C}$ read back.
- Support power management: CPU, PCI, SDRAM stops and Power down Mode form $I^{2} C$ programming.
- Spread spectrum for EMI control (0 to $-0.5 \%$, $\pm$ $0.25 \%$ ).
- Uses external 14.318MHz crystal


## Skew Specifications:

- CPU-CPU: < 175ps
- SDRAM - SDRAM < 250ps (except SDRAM12)
- PCI - PCI: < 500 ps
- CPU (early) - PCI: 1-4ns (typ. 2ns)


## Block Diagram



## Functionality

| FS3 | FS2 | FS1 | FS0 | CPU | SDRAM | PCICLK | AGP SEL <br> $\mathbf{0}$ | AGP SEL <br> $\mathbf{= 1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 66.67 | 66.67 | 33.33 | 66.67 | 50.00 |
| 0 | 0 | 0 | 1 | 100.00 | 100.00 | 33.33 | 66.67 | 50.00 |
| 0 | 0 | 1 | 0 | 166.67 | 166.67 | 33.33 | 66.66 | 55.56 |
| 0 | 0 | 1 | 1 | 133.33 | 133.33 | 33.33 | 66.67 | 50.00 |
| 0 | 1 | 0 | 0 | 66.67 | 100.00 | 33.33 | 66.67 | 50.00 |
| 0 | 1 | 0 | 1 | 100.00 | 66.67 | 33.33 | 66.67 | 50.00 |
| 0 | 1 | 1 | 0 | 100.00 | 133.33 | 33.33 | 66.67 | 50.00 |
| 0 | 1 | 1 | 1 | 133.33 | 100.00 | 33.33 | 66.67 | 50.00 |
| 1 | 0 | 0 | 0 | 112.00 | 112.00 | 33.60 | 67.20 | 56.00 |
| 1 | 0 | 0 | 1 | 124.00 | 124.00 | 31.00 | 62.00 | 46.50 |
| 1 | 0 | 1 | 0 | 138.00 | 138.00 | 34.50 | 69.00 | 51.75 |
| 1 | 0 | 1 | 1 | 150.00 | 150.00 | 30.00 | 60.00 | 50.00 |
| 1 | 1 | 0 | 0 | 66.67 | 133.33 | 33.33 | 66.67 | 50.00 |
| 1 | 1 | 0 | 1 | 100.00 | 150.00 | 30.00 | 60.00 | 50.00 |
| 1 | 1 | 1 | 0 | 150.00 | 10000 | 30.00 | 60.00 | 50.00 |
| 1 | 1 | 1 | 1 | 160.00 | 120.00 | 30.00 | 60.00 | 48.00 |

## General Description

The ICS9248-146 is the single chip clock solution for Desktop/Notebook designs using the SIS 630S style chipset. It provides all necessary clock signals for such a system.

Spread spectrum may be enabled through $\mathrm{I}^{2} \mathrm{C}$ programming.
Spread spectrum typically reduces system EMI by 8dB to 10 dB . This simplifies EMI qualification without resorting to
board design iterations or costly shielding. The ICS9248146 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming $\mathrm{I}^{2} \mathrm{C}$ interface allows changing functions, stop clock programming and frequency selection.

## Power Groups

## Analog

VDDA = X1, X2, Core, PLL
VDD48 $=48 \mathrm{MHz}, 24 \mathrm{MHz}$, fixed PLL
Digital
VDDPCI = PCICLK F, PCICLK
VDDSDR = SDRAM
VDDAGP=AGP, REF
MODE Pin Power Management Control Input

| MODE <br> Pin 21 | Pin 27 | Pin 28 | Pin 30 | Pin 31 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | SDRAM11 | SDRAM10 | SDRAM9 | SDRAM8 |
| 1 | CPU_STOP\# | PCI_STOP\# | SDRAM_STOP\# | PD\# |

## Pin Configuration

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline 1,7,15,22,25, \\ 35,43 \\ \hline \end{gathered}$ | VDD | PWR | 3.3V Power supply for SDRAM output buffers, PCI output buffers, reference output buffers and 48 MHz output |
| 2 | AGPSEL | IN | AGP frequency select pin. |
|  | REF0 | OUT | 14.318 MHz reference clock. |
| 3 | FS3 | IN | Frequency select pin. |
|  | REF1 | OUT | 14.318 MHz reference clock. |
| $\begin{gathered} \hline 4,14,18,19,29, \\ 32,39,44 \\ \hline \end{gathered}$ | GND | PWR | Ground pin for 3V outputs. |
| 5 | X1 | IN | Crystal input,nominally 14.318 MHz . |
| 6 | X2 | OUT | Crystal output, nominally 14.318 MHz . |
| 8 | FS1 | IN | Frequency select pin. |
|  | PCICLK_F | OUT | PCI clock output, not affected by PCI_STOP\# |
| 9 | FS2 | IN | Frequency select pin. |
|  | PCICLK0 | OUT | PCI clock output. |
| 13, 12, 11, 10 | PCICLK (4:1) | OUT | PCI clock outputs. |
| 17, 16, | AGP (1:0) | OUT | AGP outputs defined as 2X PCI. These may not be stopped. |
| 20 | FS0 | IN | Frequency select pin. |
|  | 48 MHz | OUT | 48 MHz output clock |
| 21 | MODE | IN | Pin 27, 28, 30, \& 31 function select pins $0=$ Desktop 1=Mobile mode |
|  | 24_48MHz | OUT | Clock output for super I/O/USB default is 24 MHz |
| 23 | SDATA | I/O | Data pin for $\mathrm{I}^{2} \mathrm{C}$ circuitry 5 V tolerant |
| 24 | SCLK | IN | Clock pin of $\mathrm{l}^{2} \mathrm{C}$ circuitry 5 V tolerant |
| 27 | CPU_STOP\# | IN | Stops all CPUCLKs clocks at logic 0 level, when input is low and MODE pin is in Mobile mode |
|  | SDRAM11 | OUT | SDRAM clock output |
| 28 | PCI_STOP\# | IN | Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level, when input is low and MODE pin is in Mobile mode |
|  | SDRAM10 | OUT | SDRAM clock output |
| 30 | SDRAM9 | OUT | SDRAM clock output |
|  | SDRAM_STOP\# | IN | Stops all SDRAM clocks at logic 0 level, when input is low and MODE pin is in Mobile mode |
| 31 | PD\# | IN | ASyncironous acive low input pinusea to power aown ine aevice into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will |
|  | SDRAM8 | OUT | SDRAM clock output |
| $\begin{gathered} 2633,34,36, \\ 37,38,40,41, \\ 42 \\ \hline \end{gathered}$ | $\begin{gathered} \text { SDRAM }(12, \\ 7: 0) \end{gathered}$ | OUT | SDRAM clock outputs |
| 45, 46, 47 | CPUCLK (2:0) | OUT | CPU clock outputs. |
| 48 | VDDL | PWR | Power pin for the CPUCLKs. 2.5V |

[^0]
## Serial Configuration Command Bitmap

## Byte0: Functionality and Frequency Select Register (default = 0)

| Bit |  | Description |  |  |  |  |  |  |  |  |  | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 2 <br> Bit 7:4 | Bit 2 | Bit 7 | Bit 6 | Bit 5 | Bit 4 |  |  |  |  |  |  | 00000 <br> Note 1 |
|  |  | FS3 | FS2 | FS1 | FS0 | CPU | SDRAM | PCI | $\begin{gathered} \text { AGP } \\ \text { SEL }=0 \end{gathered}$ | $\begin{gathered} \text { AGP } \\ \text { SEL }=1 \end{gathered}$ | Spread Precentage |  |
|  | 0 | 0 | 0 | 0 | 0 | 66.67 | 66.67 | 33.33 | 66.67 | 50.00 | 0 to -0.5\% Down Spread |  |
|  | 0 | 0 | 0 | 0 | 1 | 100.00 | 100.00 | 33.33 | 66.67 | 50.00 | 0 to $-0.5 \%$ Down Spread |  |
|  | 0 | 0 | 0 | 1 | 0 | 166.67 | 166.67 | 33.33 | 66.66 | 55.56 | +/- 0.25\% Center Spread |  |
|  | 0 | 0 | 0 | 1 | 1 | 133.33 | 133.33 | 33.33 | 66.67 | 50.00 | 0 to -0.5\% Down Spread |  |
|  | 0 | 0 | 1 | 0 | 0 | 66.67 | 100.00 | 33.33 | 66.67 | 50.00 | 0 to $-0.5 \%$ Down Spread |  |
|  | 0 | 0 | 1 | 0 | 1 | 100.00 | 66.67 | 33.33 | 66.67 | 50.00 | 0 to $-0.5 \%$ Down Spread |  |
|  | 0 | 0 | 1 | 1 | 0 | 100.00 | 133.33 | 33.33 | 66.67 | 50.00 | 0 to $-0.5 \%$ Down Spread |  |
|  | 0 | 0 | 1 | 1 | 1 | 133.33 | 100.00 | 33.33 | 66.67 | 50.00 | 0 to -0.5\% Down Spread |  |
|  | 0 | 1 | 0 | 0 | 0 | 112.00 | 112.00 | 33.60 | 67.20 | 56.00 | +/- 0.25\% Center Spread |  |
|  | 0 | 1 | 0 | 0 | 1 | 124.00 | 124.00 | 31.00 | 62.00 | 46.50 | +/- 0.25\% Center Spread |  |
|  | 0 | 1 | 0 | 1 | 0 | 138.00 | 138.00 | 34.50 | 69.00 | 51.75 | +/- 0.25\% Center Spread |  |
|  | 0 | 1 | 0 | 1 | 1 | 150.00 | 150.00 | 30.00 | 60.00 | 50.00 | +/- 0.25\% Center Spread |  |
|  | 0 | 1 | 1 | 0 | 0 | 66.67 | 133.33 | 33.33 | 66.67 | 50.00 | 0 to $-0.5 \%$ Down Spread |  |
|  | 0 | 1 | 1 | 0 | 1 | 100.00 | 150.00 | 30.00 | 60.00 | 50.00 | +/- 0.25\% Center Spread |  |
|  | 0 | 1 | 1 | 1 | 0 | 150.00 | 100.00 | 30.00 | 60.00 | 50.00 | +/- 0.25\% Center Spread |  |
|  | 0 | 1 | 1 | 1 | 1 | 160.00 | 120.00 | 30.00 | 60.00 | 48.00 | +/- 0.25\% Center Spread |  |
|  | 1 | 0 | 0 | 0 | 0 | 103.00 | 103.00 | 34.33 | 68.67 | 50.00 | +/- 0.25\% Center Spread |  |
|  | 1 | 0 | 0 | 0 | 1 | 100.30 | 100.30 | 33.43 | 66.87 | 50.00 | +/- 0.25\% Center Spread |  |
|  | 1 | 0 | 0 | 1 | 0 | 200.00 | 200.00 | 33.33 | 66.67 | 50.00 | +/- 0.25\% Center Spread |  |
|  | 1 | 0 | 0 | 1 | 1 | 133.73 | 133.73 | 33.43 | 66.87 | 50.15 | +/- 0.25\% Center Spread |  |
|  | 1 | 0 | 1 | 0 | 0 | 103.00 | 137.33 | 34.33 | 68.67 | 51.50 | +/- 0.25\% Center Spread |  |
|  | 1 | 0 | 1 | 0 | 1 | 137.33 | 103.00 | 34.33 | 68.67 | 51.50 | +/- 0.25\% Center Spread |  |
|  | 1 | 0 | 1 | 1 | 0 | 66.87 | 100.30 | 33.43 | 66.87 | 50.15 | +/- 0.25\% Center Spread |  |
|  | 1 | 0 | 1 | 1 | 1 | 133.73 | 100.30 | 33.43 | 66.87 | 50.15 | +/- 0.25\% Center Spread |  |
|  | 1 | 1 | 0 | 0 | 0 | 110.00 | 110.00 | 33.00 | 66.00 | 55.00 | +/- 0.25\% Center Spread |  |
|  | 1 | 1 | 0 | 0 | 1 | 115.00 | 115.00 | 34.50 | 69.00 | 57.50 | +/- 0.25\% Center Spread |  |
|  | 1 | 1 | 0 | 1 | 0 | 140.00 | 140.00 | 35.00 | 70.00 | 52.50 | +/- 0.25\% Center Spread |  |
|  | 1 | 1 | 0 | 1 | 1 | 101.50 | 101.50 | 33.83 | 67.67 | 50.00 | +/- 0.25\% Center Spread |  |
|  | 1 | 1 | 1 | 0 | 0 | 100.30 | 133.73 | 33.43 | 66.87 | 50.15 | +/- 0.25\% Center Spread |  |
|  | 1 | 1 | 1 | 0 | 1 | 105.00 | 140.00 | 35.00 | 70.00 | 52.50 | +/- 0.25\% Center Spread |  |
|  | 1 | 1 | 1 | 1 | 0 | 105.00 | 157.50 | 31.50 | 63.00 | 52.50 | +/- 0.25\% Center Spread |  |
|  | 1 | 1 | 1 | 1 | 1 | 135.33 | 101.50 | 33.83 | 67.67 | 50.75 | +/- 0.25\% Center Spread |  |
| Bit 3 | 0 - Frequency is selected by hardware select, Latched Inputs <br> 1 - Frequency is selected by Bit, 2 7:4 |  |  |  |  |  |  |  |  |  |  | 0 |
| Bit 1 | 0 - Normal1 - Spread Spectrum Enabled |  |  |  |  |  |  |  |  |  |  | 1 |
| Bit 0 | $\begin{array}{\|l} \hline 0 \text { - Running } \\ 1 \text { - Tristate all outputs } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  | 0 |

## Note1:

Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.
Note: PWD = Power-Up Default

Byte 1: CPU, Active/Inactive Register (1= enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | Sel24_48 <br> $(1: 24 \mathrm{MHz}, 0: 48 \mathrm{MHz})$ |
| Bit 6 | - | 1 | Reserved |
| Bit 5 | - | 1 | Reserved |
| Bit 4 | - | 1 | Reserved |
| Bit 3 | 47 | 1 | CPUCLK0 |
| Bit 2 | 46 | 1 | CPUCLK1 |
| Bit 1 | 45 | 1 | CPUCLK2 |
| Bit 0 | - | 1 | Reserved |

Byte 3: SDRAM, Active/Inactive Register
(1= enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | 33 | 1 | SDRAM7 |
| Bit 6 | 34 | 1 | SDRAM6 |
| Bit 5 | 36 | 1 | SDRAM5 |
| Bit 4 | 37 | 1 | SDRAM4 |
| Bit 3 | 38 | 1 | SDRAM3 |
| Bit 2 | 40 | 1 | SDRAM2 |
| Bit 1 | 41 | 1 | SDRAM1 |
| Bit 0 | 42 | 1 | SDRAM0 |

Byte 2: PCI, Active/Inactive Register (1= enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | Reserved |
| Bit 6 | - | 1 | Reserved |
| Bit 5 | 13 | 1 | PCICLK4 |
| Bit 4 | 12 | 1 | PCICLK3 |
| Bit 3 | 11 | 1 | PCICLK2 |
| Bit 2 | 10 | 1 | PCICLK1 |
| Bit 1 | 9 | 1 | PCICLK0 |
| Bit 0 | 8 | 1 | PCICLK_F |

Byte 4: SDRAM, Active/Inactive Register (1= enable, 0 = disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | Reserved |
| Bit 6 | 21 | 1 | $24 \_48 \mathrm{MHz}$ |
| Bit 5 | 20 | 1 | 48 MHz |
| Bit 4 | 26 | 1 | SDRAM12 |
| Bit 3 | 27 | 1 | SDRAM11 |
| Bit 2 | 28 | 1 | SDRAM10 |
| Bit 1 | 30 | 1 | SDRAM9 |
| Bit 0 | 31 | 1 | SDRAM8 |

Byte 5: AGP, Active/Inactive Register
(1= enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | X | FS3 (Readback) |
| Bit 6 | - | X | FS2 (Readback) |
| Bit 5 | - | X | FS1 (Readback) |
| Bit 4 | - | X | FS0 (Readback) |
| Bit 3 | 2 | 1 | REF1 |
| Bit 2 | 3 | 1 | REF0 |
| Bit 1 | 17 | 1 | AGPCLK1 |
| Bit 0 | 16 | 1 | AGPCLK0 |

## Notes:

1. Inactive means outputs are held LOW and are disabled from switching.
2 Latched Frequency Selects (FS\#) will be inverted ogic
load of the input frequency select pin conditions.

Byte 6: Control , Active/Inactive Register
(1 = enable, 0 = disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit7 | 2,3 | 0 | REF strength 0=1X, 1=2X |
| Bit6 | 45 | 0 | CPUCLK2 - Stop - Control <br> 0=CPU_STOP\# will control CPUCLK2, <br> 1=CPUCLK2 is free running even if CPU_STOP\# is low |
| Bit5 | - | X | AGPSEL (Readback) |
| Bit4 | - | X | MODE (Readback) |
| Bit3 | - | X | CPU_STOP\# (Readback) |
| Bit2 | - | X | PCI_STOP\# (Readback) |
| Bit1 | - | X | SDRAM_STOP\# (Readback) |
| Bit0 | - | 0 | AGP Speed Toggle <br> 0=AGPSEL (pin2) will be determined by latch input setting, <br> l=AGPSEL will be opposite of latch input setting |

Byte 7: Vendor ID Register
(1 = enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 0 | Reserved |
| Bit 6 | - | 0 | Reserved |
| Bit 5 | - | 1 | Reserved |
| Bit 4 | - | 0 | Reserved |
| Bit 3 | - | 1 | Reserved |
| Bit 2 | - | 0 | Reserved |
| Bit 1 | - | 0 | Reserved |
| Bit 0 | - | 1 | Reserved |

## Absolute Maximum Ratings



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input/Supply/Common Output Parameters

$\mathrm{TA}=0-70^{\circ} \mathrm{C}$; Supply Volt age VDD $=3.3 \mathrm{~V}+/-5 \% \mathrm{VDDL}=2.5 \mathrm{~V}+/-5 \%$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | $\mathrm{V}_{\text {SS }}-0.3$ |  | 0.8 | V |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{CPU}$ @ 66, 100 MHz |  | 390 | 400 | mA |
| Power Down | PD |  |  | 300 | 600 | mA |
| Input frequency | Fi | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$; | 12 | 14.32 | 16 | MHz |
| Input Capacitance ${ }^{1}$ | $\mathrm{C}_{\text {IN }}$ | Logic Inputs |  |  | 5 | pF |
|  | $\mathrm{C}_{\text {InX }}$ | X1 \& X2 pins | 27 |  | 45 | pF |
| Transition Time | $\mathrm{T}_{\text {trans }}$ | To 1st crossing of target Freq. |  |  | 3 |  |
| Settling Time | $\mathrm{T}_{\text {S }}$ | From 1st crossing to $1 \%$ target Freq. |  |  |  |  |
| CIk Stabilization ${ }^{1}$ | $\mathrm{T}_{\text {STAB }}$ | From $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ to $1 \%$ target Freq. |  |  | 3 | ms |
| Skew | $\mathrm{T}_{\text {CPU-PCI }}$ | $\mathrm{CPUV}_{T}=1.5 \mathrm{VPCI} \mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ | 1 | 1.9 | 4 | ns |
| Skew | T ${ }_{\text {CPU-SDRAM }}$ | $\mathrm{CPUV}_{T}=1.5 \mathrm{~V}$ SDRAM $\mathrm{V}_{T}=1.25$ | -500 | -300 | 0 | ps |

[^1]
## Electrical Characteristics - CPU

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \%$; VDDL $=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=10-20 \mathrm{pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance ${ }^{1}$ | $\mathrm{R}_{\mathrm{DSP2B}}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 10 |  | 20 | $\Omega$ |
| Output Impedance ${ }^{1}$ | $\mathrm{R}_{\text {DSN2B }}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {DD }}{ }^{*}(0.5)$ | 10 |  | 20 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\text {OH2B }}$ | $\mathrm{I}_{\mathrm{OH}}=-12.0 \mathrm{~mA}$ | 2 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\text {OL2B }}$ | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 2 \mathrm{~B}}$ | $\mathrm{V}_{\mathrm{OH}}=1.7 \mathrm{~V}$ |  |  | -19 | mA |
| Output Low Current | $\mathrm{I}_{\text {OL2B }}$ | $\mathrm{V}_{\mathrm{OL}}=0.7 \mathrm{~V}$ | 19 |  |  | mA |
| Rise Time ${ }^{1}$ | $\mathrm{t}_{12 \mathrm{~B}}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | 0.4 | 1.2 | 1.6 | ns |
| Fall Time ${ }^{1}$ | $\mathrm{t}_{\mathrm{t} 2 \mathrm{~B}}$ | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 | 1.1 | 1.6 | ns |
| Duty Cycle ${ }^{1}$ | $\mathrm{d}_{\mathrm{t} 2 \mathrm{~B}}$ | $\mathrm{V}_{T}=1.25 \mathrm{~V}$ | 45 | 46.9 | 55 | \% |
| Skew window ${ }^{0: 1}$ | $\mathrm{t}_{\text {sk2B }}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 43 | 175 | ps |
| Skew window ${ }^{0}{ }^{\text {2 }}$ | $\mathrm{t}_{\text {sk2B }}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 142 | 375 | ps |
| Jitter, Cycle-to-cycle ${ }^{1}$ | $\mathrm{t}_{\text {jayc-cyc }}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}, \mathrm{CPU}=66 \mathrm{MHz}$ |  | 177 | 250 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - 24-48MHz

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{VDDL}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=10-20 \mathrm{pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\mathrm{DSP5B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{\star}(0.5)$ | 20 |  | 60 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\mathrm{DSN5B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{D}}{ }^{*}(0.5)$ | 20 |  | 60 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 55}$ | $\mathrm{I}_{\mathrm{OH}}=-14 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 5}$ | $\mathrm{I}_{\mathrm{OL}}=6.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 5}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  |  | -20 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL5} 5}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 10 |  |  | mA |
| Rise Time $^{1}$ | $\mathrm{t}_{\mathrm{r} 5}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | 0.4 | 1.45 | 4 | ns |
| Fall Time $^{1}$ | $\mathrm{t}_{\mathrm{f} 5}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 | 1.5 | 4 | ns |
| Duty Cycle ${ }^{1}$ | $\mathrm{~d}_{\mathrm{t} 5}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 52.5 | 55 | $\%$ |
| Jitter | $\mathrm{t}_{\mathrm{cycle} \text { to cycle }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 210 | 500 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - PCI

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{VDDL}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=10-30 \mathrm{pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\mathrm{DSP1B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 12 |  | 55 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\mathrm{DSN1B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 12 |  | 55 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 1}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.55 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 1}$ | $\mathrm{~V}_{\mathrm{OH} @ \mathrm{MIN}}=1.0 \mathrm{~V}$ |  |  | -29 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 1}$ | $\mathrm{~V}_{\mathrm{OL} @ \mathrm{MIN}}=1.95 \mathrm{~V}$ | 29 |  |  | mA |
| Rise Time ${ }^{1}$ | $\mathrm{t}_{\mathrm{r} 1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | 0.5 | 2.3 | 2.5 | ns |
| Fall Time $^{1}$ | $\mathrm{t}_{\mathrm{f} 1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.5 | 2.3 | 2.5 | ns |
| Duty Cycle ${ }^{1}$ | $\mathrm{~d}_{\mathrm{t} 1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 51.2 | 55 | $\%$ |
| Skew window ${ }^{1}$ | $\mathrm{t}_{\mathrm{sk} 1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 108 | 500 | ps |
| Jitter, Cycle-to-cycle ${ }^{1}$ | $\mathrm{t}_{\mathrm{jcyc} \text {-cyc } 1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 353 | 500 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - SDRAM

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{VDDL}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20-30 \mathrm{pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\text {DSP3B }}{ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {DD }}{ }^{*}(0.5)$ | 10 |  | 24 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\text {DSN } 3 \text { B }}{ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 10 |  | 24 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 3}$ | $\mathrm{I}_{\mathrm{OH}}=-18 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\text {OL3 }}$ | $\mathrm{I}_{\mathrm{OL}}=9.4 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  |  | -46 | mA |
| Output Low Current | l OL 3 | $\mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ |  |  |  | mA |
| Rise Time ${ }^{1}$ | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 0.8 | 1.6 | ns |
| Fall Time ${ }^{1}$ | $\mathrm{t}_{\text {f }}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 0.8 | 1.6 | ns |
| Duty Cycle ${ }^{1}$ | $\mathrm{d}_{\text {t }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 48.5 | 55 | \% |
| Skew window ${ }^{1(0: 11)}$ | $\mathrm{t}_{\text {sk3 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 192 | 250 | ps |
| Skew window ${ }^{1(0: 12)}$ | $\mathrm{t}_{\text {sk }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 290 | 500 | ps |
| Jitter, Cycle-to-cycle ${ }^{1}$ | $\mathrm{t}_{\text {jcyc-cyc3 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}, \mathrm{CPU}=66,100,133 \mathrm{MHz}$ |  | 173 | 250 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - AGP

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\mathrm{DSP4B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 12 |  | 55 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\mathrm{DSN4B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 12 |  | 55 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 4 \mathrm{~B}}$ | $\mathrm{I}_{\mathrm{OH}}=-18 \mathrm{~mA}$ | 2 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL4B}}$ | $\mathrm{I}_{\mathrm{OL}}=18 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 4 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  |  | -19 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL4B}}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 19 |  |  | mA |
| Rise Time ${ }^{1}$ | $\mathrm{t}_{\mathrm{r} 4 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | 0.5 | 1.5 | 2 | ns |
| Fall Time ${ }^{1}$ | $\mathrm{t}_{44 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.5 | 1.6 | 2 | ns |
| Duty Cycle ${ }^{1}$ | $\mathrm{~d}_{\mathrm{t} 4 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 52.3 | 55 | $\%$ |
| Skew window ${ }^{1}$ | $\mathrm{tsk}^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 55.5 | 175 | ps |
| Jitter Cyc-Cyc | tjcyc-cyc $^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 239 | 500 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - REF

$\mathrm{TA}=0-70^{\circ} \mathrm{C} ; \mathrm{VDD}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{VDDL}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{CL}=20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 5}$ | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 5}$ | $\mathrm{I}_{\mathrm{OL}}=9 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 5}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  |  | -22 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 5}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 16 |  |  | mA |
| Rise Time $^{1}$ | $\mathrm{t}_{\mathrm{r} 5}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{VOH}=2.4 \mathrm{~V}$ |  | 1.8 | 4 | ns |
| Fall Time $^{1}$ | $\mathrm{t}_{\mathrm{f} 5}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{VOL}=0.4 \mathrm{~V}$ |  | 1.9 | 4 | ns |
| Duty Cycle $^{1}$ | $\mathrm{~d}_{\mathrm{t} 5}$ | $\mathrm{~V}_{\mathrm{T}}=50 \%$ | 45 | 54.5 | 55 | $\%$ |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## General $I^{2} C$ serial interface information

The information in this section assumes familiarity with $I^{2} \mathrm{C}$ programming. For more information, contact ICS for an $I^{2} C$ programming application note.

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending first byte (Byte 0 ) through byte 6
- ICS clock will acknowledge each byte one at a time.
- Controller (host) sends a Stop bit

| How to Write: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit |  |
| Address |  |
| D2 ${ }_{(H)}$ |  |
|  | ACK |
| Dummy Command Code |  |
|  | ACK |
| Dummy Byte Count |  |
|  | ACK |
| Byte 0 |  |
|  | ACK |
| Byte 1 |  |
|  | ACK |
| Byte 2 |  |
|  | ACK |
| Byte 3 |  |
|  | ACK |
| Byte 4 |  |
|  | ACK |
| Byte 5 |  |
|  | ACK |
| Byte 6 |  |
|  | ACK |
| Byte 7 |  |
|  | ACK |
| Stop Bit |  |

## How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 ${ }_{\text {(H) }}$
- ICS clock will acknowledge
- ICS clock will send the byte count
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 7
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

| How to Read: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit |  |
| Address <br> D3(H) |  |
|  | ACK |
|  | Byte Count |
| ACK | Byte 0 |
|  | Byte 1 |
| ACK | Byte 2 |
|  | Byte 3 |
| ACK | Byte 4 |
| ACK | Byte 5 |
| ACK | Byte 6 |
|  | Byte 7 |
| ACK |  |
| ACK |  |
|  |  |
| ACK |  |
| Stop Bit |  |

## Notes:

1. The ICS clock generator is a slave/receiver, $I^{2} \mathrm{C}$ component. It can read back the data stored in the latches for verification. Read-Back will support Intel PIIX4 "Block-Read" protocol.
2. The data transfer rate supported by this clock generator is 100 K bits $/ \mathrm{sec}$ or less (standard mode)
3. The input is operating at 3.3 V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator $I^{2} C$ interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.

0350B-02/02/04

ICS9248-146

## Shared Pin Operation Input/Output Pins

The I/O pins designated by (input/output) on the ICS9248146 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm ( 10 K ) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.


Fig. 1

## CPU_STOP\# Timing Diagram

CPU_STOP\# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU_STOP\# is synchronized by the ICS9248-146. The minimum that the CPU clock is enabled (CPU_STOP\# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.


## Notes:

1. All timing is referenced to the internal CPU clock.
2. CPU_STOP\# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS9248-146.
3. All other clocks continue to run undisturbed. (including SDRAM outputs).

ICS9248-146

## PCI_STOP\# Timing Diagram

PCI STOP\# is an asynchronous input to the ICS9248-146. It is used to turn off the PCICLK clocks for low power operation. PCI STOP\# is synchronized by the ICS9248-146 internally. The minimum that the PCICLK clocks are enabled ( PCI STOP\# high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.


## Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248-146 device.)
2. PCI_STOP\# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9248-146.
3. All other clocks continue to run undisturbed.
4. CPU_STOP\# is shown in a high (true) state.

## SDRAM_STOP\# Timing Diagram

SDRAM_STOP\# is an asychronous input to the clock synthesizer. It is used to stop SDRAM clocks for low power operatio $\bar{n}$. SDRAM_STOP\# is synchronized to complete it's current cycle, by the ICS9248-146. All other clocks will continue to run while the SDRAM clocks are disabled. The SDRAM clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse.


## Notes:

1. All timing is referenced to the internal CPU clock.
2. SDRAM is an asynchronous input and metastable conditions may exist. This signal is synchronized to the SDRAM clocks inside the ICS9248-146.
3. All other clocks continue to run undisturbed.

## PD\# Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD\# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD\# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS . The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI_STOP\# and CPU_STOP\# are considered to be don't cares during the power down operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.


## Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248-146 device).
2. As shown, the outputs Stop Low on the next falling edge after PD\# goes low.
3. PD\# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
5. Diagrams shown with respect to 133 MHz . Similar operation when CPU is 100 MHz .


| SYMBOL | In Millimeters <br> COMMON DIMENSIONS |  | COMMON DIMENSIONS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN |  |  |  |
| A | 2.41 | 2.80 | .095 | .110 |  |  |
| A1 | 0.20 | 0.40 | .008 | .016 |  |  |
| b | 0.20 | 0.34 | .008 | .0135 |  |  |
| c | 0.13 | 0.25 | .005 | .010 |  |  |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |  |  |
| E | 10.03 | 10.68 | .395 | .420 |  |  |
| E1 | 7.40 | 7.60 | .291 | .299 |  |  |
| e | 0.635 BASIC |  | 0.025 BASIC |  |  |  |
| h | 0.38 | 0.64 | .015 | .025 |  |  |
| L | 0.50 |  | 1.02 | .020 |  |  |
| S | SEE VARIATIONS |  | SEE VARIATIONS |  |  |  |
| $\alpha$ | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |  | $8^{\circ}$ |

VARIATIONS

| N | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 48 | 15.75 | 16.00 | .620 | .630 |

Reference Doc.: JEDEC Publication 95, MO-118
10-0034

300 mil SSOP Package

## Ordering Information

## ICS9248yF-146LF-T

## Example:




[^0]:    0350B-02/02/04

[^1]:    ${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

