

Frequency Generator & Integrated Buffers for Mother Boards


General Description

The ICS9148-53 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro, AMD or Cyrix. Sixteen different reference frequency multiplying factors are externally selectable with smooth frequency transitions.

Spread spectrum may be enabled through I2C programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9148-53 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming I²C interface allows changing functions, stop clock programming and frequency selection. The SDRAM12 output may be used as a feed back into an off chip PLL.

Block Diagram



Power Groups

VDD1 = REF(0:1), X1, X2

VDD2=PCICLK_F, PCICLK(0:5)

VDD3 = SDRAM(0:12), supply for PLL core

VDD4 = AGP(1:2)


VDD5=Fixed PLL, 48MHz, AGP0

VDDL = CPUCLK(0:3)

Features

- Generates the following system clocks:
 - -3 CPU(2.5V/3.3V) up to 150MHz.
 - -7 PCI(3.3V) (including one free running PCICLK)
 - -2AGP(3.3V) @ 2 x PCI
 - 13 SDRAMs(3.3V) up to 150MHz
 - -1 REF (3.3V) @ 14.318MHz
 - 1 Fixed clock 3.3V @ 48MHz
- Skew characteristics:
 - CPU-CPU≤250ps
 - CPU(early) PCI : 1-4ns
- Supports Spread Spectrum modulation & I²C programming for Power Management, Frequency Select
- Efficient Power management scheme through power down CPU, PCI, AGP and CPU_STOP clocks.
- Uses external 14.318MHz crystal
- 48 pin 300mil SSOP.
- Read back of FS pin values from I²C

Pin Configuration



48-Pin SSOP

* Internal Pull-up Resistor of 240K to 3.3V on indicated inputs

Pentium is a trademark of Intel Corporation ${\rm I}^2{\rm C}$ is a trademark of Philips Corporation

9148-53 Rev C 08/14/98

ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.

ICS9148-53



Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	VDD1	PWR	Ref (0:2), XTAL power supply, nominal 3.3V
2	REF0	OUT	14.318 MHz reference clock.
2	FG2	***	Frequency select pin. Latched Input. Along with other FS pins determins the
	FS3	IN	CPU, SDRAM, PCI & AGP frewuencies.
3,9,16,22,27,			
33,39,45	GND	PWR	Ground
33,37,73			Crystal input, has internal load cap (33pF) and feedback
4	X1	IN	resistor from X2
	+		Crystal output, nominally 14.318MHz. Has internal load
5	X2	OUT	
	IVDD2	DIVID	cap (33pF)
6	VDD2	PWR	Supply for PCICLK_F and PCICLK (0:5), nominal 3.3V
	PCICLK_F	OUT	Free running PCI clock output. Synchronous with CPUCLKs with 1-4ns skew
7			(CPU early) This is not affected by PCI_STOP#
′	FS1 ^{1, 2}	IN	Frequency select pin. Latched Input. Along with other FS pins determins the
			CPU, SDRAM, PCI & AGP frewuencies.
8	PCICLK0	OUT	PCI clock outputs. Synchrounous CPUCLKs with 1-4ns skew (CPU early)
	FS2 ^{1, 2}	IN	Frequency select pin. Latched Input
10, 11, 12, 13, 47	PCICLK(1:5)	OUT	PCI clock outputs. Synchrounous CPUCLKs with 1-4ns skew (CPU early)
14	VDD5	PWR	Supply for fixed PLL, 48MHz, AGP0
15	BUFFERIN	IN	Input pin for SDRAM buffers.
	CPU_STOP#	IN	Halts CPUCLK (0:3) clocks at logic 0 level, when input low (in Mobile
17	Cr U_3101#	111	Mode, MODE=0)
	SDRAM 11	OUT	SDRAM clock output
	DCI GTOD#I	TAT	Halts PCICLK(0:5) clocks at logic 0 level, when input low (In mobile mode,
18	PCI_STOP#1	IN	MODE=0)
	SDRAM 10	OUT	SDRAM clock output
28, 29, 31, 32, 34,			applied to the second s
35,37,38	SDRAM (0:9)	OUT	SDRAM clock outputs.
, ,	Lan amonul	***	This asynchronous input halts AGP(1:2) clocks at logic "0" level when input
20	AGP_STOP# ¹	IN	low (in Mobile Mode, MODE=0) Does not affect AGP0
	SDRAM9	OUT	SDRAM clock output
			This asyncheronous Power Down input Stops the VCO, crystal & internal
21	PD# ¹	IN	clocks when active, Low. (In Mobile Mode, MODE=0)
	SDRAM8	OUT	SDRAM clock output
40.65.5.			Supply for SDRAM (0:11), CPU Core, 48MHz clocks,
19,30,36	VDD3	PWR	nominal 3.3V.
23	SDATA	IN	Data input for I ² C serial input.
24	SCLK	IN	Clock input of I ² C input
			Advanced Graphic Port output, powered by VDD4. Not affected by
	AGP0	OUT	AGP_STOP#
25			Pin 17, 18, 20 & 21 function select pin, 1=Desktop Mode, 0=Mobile Mode.
	MODE ^{1, 2}	IN	Latched Input.
	40MII.	OUT	
26	48MHz	OUT	48MHz output clock for USB timing. Frequency select pin. Latched Input. Along with other FS pins determins the
26	FS0 ^{1, 2}	IN	
41 42 44	CDLICL IV(0.2)	OTTE	CPU, SDRAM, PCI & AGP frewuencies.
41, 43, 44	CPUCLK(0:3)	OUT	CPU clock outputs, powered by VDDL2. Low if CPU_STOP#=Low
40	SDRAM12	OUT	Feedback SDRAM clock output.
42	VDDL	PWR	Supply for CPU (0:3), either 2.5V or 3.3V nominal
46	AGP1	OUT	Advanced Graphic Port output powered by VDD4.
48	VDD4	PWR	Supply for AGP (0:2)

- 1: Internal Pull-up Resistor of 240K to 3.3V on indicated inputs
- 2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.



Mode Pin - Power Management Input Control

MODE, Pin 25 (Latched Input)	Pin 17	Pin 18	Pin 20	Pin 21
0	CPU_STOP#	PCI_STOP#	AGP_STOP#	PD#
	(INPUT)	(INPUT)	(INPUT)	(INPUT)
1	SDRAM 11	SDRAM 10	SDRAM 9	SDRAM 8
	(OUTPUT)	(OUTPUT)	(OUTPUT)	(OUTPUT)

Power Management Functionality

AGP_STOP#	CPU_STOP#	PCI_STOP#	AGP, CPUCLK Outputs	PCICLK (0:5)	PCICLK_F, REF, 48MHz and SDRAM	Crystal OSC	vco	AGP(1:2)
1	0	1	Stopped Low	Running	Running	Running	Running	Running
1	1	1	Running	Running	Running	Running	Running	Running
1	1	0	Running	Stopped Low	Running	Running	Running	Running
0	1	1	Running	Running	Running	Running	Running	Stopped Low

CPU 3.3#_2.5V Buffer selector for CPUCLK drivers.

CPU3.3#_2.5 Input level (Latched Data)	Buffer Selected for operation at:
1	2.5V VDD
0	3.3V VDD

ICS9148-53



Functionality

 $V_{DD}1, 2, 3, 4 = 3.3V \pm 5\%$, TA=0 to 70°C Crystal (X1, X2) = 14.31818MHz

				CPU,SDRAM			REF, IOAPIC
FS3	FS2	FS1	FS0	(MHZ)	PCI (MHZ)	AGP (MHZ)	(MHZ)
1	1	1	1	133	44.33	88.67	14.318
1	1	1	0	124	41.33	82.67	14.318
1	1	0	1	150	50	100	14.318
1	1	0	0	140	46.67	93.33	14.318
1	0	1	1	105	35	70	14.318
1	0	1	0	112	37.33	74.67	14.318
1	0	0	1	115	38.33	76.66	14.318
1	0	0	0	120	40	80	14.318
0	1	1	1	100	33.3	66.6	14.318
0	1	1	0	95.25	31.75	63.5	14.318
0	1	0	1	83.3	33.3	66.6	14.318
0	1	0	0	75	30	60	14.318
0	0	1	1	75	37.5	75	14.318
0	0	1	0	68.5	34.25	68.5	14.318
0	0	0	1	66.8	33.4	66.8	14.318
0	0	0	0	60	30	60	14.318



General I²C serial interface information

A. For the clock generator to be addressed by an I²C controller, the following address must be sent as a start sequence, with an acknoledge bit between each byte.

Clock Generator Address (7 bits)		+ 8 bits dummy		+ 8 bits dummy		
A(6:0) & R/W#	ACK	command code	ACK	Byte count	ACK	
D2(H)						

Then Byte 0, 1, 2, etc in sequence until STOP.

B. The clock generator is a slave/receiver I²C component. It can read back the data stored in the latches for verification. (set R/W# to 1 above) **Read-Back will support Intel PHX4 "Block-Read" protocol**, with a "Byte count" following the address with R/W#=1, then proceding to Byte 0, 1, 2, ...until STOP.

Clock Generator Address (7 bits)	ACK	Byte Count	ACK
A(6:0) & R/W#		Readback	
D3(H)			

Then Byte 0, 1, 2, etc. in sequence until STOP.

- C. The data transfer rate supported by this clock generator is 100K bits/sec (standard mode)
- D. The input is operating at 3.3V logic levels.
- E. The data byte format is 8 bit bytes.
- F. To simplify the clock generator I²C interface, the protocol is set to use only "Block Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- G The Fixed clocks 48MHz and 24MHz are not addressable in the registers for Stopping. These output are always running, except in Tristate Mode.
- H. At power-on, all registers are set to a default condition. Byte 0 defaults to a 0, Bytes 1 through 5 default to a 1 (Enabled output state).



Serial Configuration Command Bitmap

Byte0: Functionality and Frequency Select Register (default = 0)

Bit		Descri	ption		PWD	
Bit 7	0 - ±0.25% Spread Spectrum Modulation					
Dit /	1 - ±0.6% Spread Spectrum Modulation					
	Bit (2, 6:4)	CPU CLKs	PCI CLKs	AGP CLKs		
	1111	133	44.33	88.67		
	1110	124	41.33	82.67		
	1101	150	50	100		
	1100	140	46.67	93.33		
	1011	105	35	70		
	1010	112	37.33	74.67		
	1001	115	38.33	76.66		
Bit (2, 6:4)	1000	120	40	80	Note1	
(2, 0.4)	0111	100	33.33	66.60		
	0110	95.25	31.75	63.50		
	0101	83.3	33.30	66.60		
	0100	75	30.00	60.00		
	0011	75	37.50	75.00		
	0010	68.5	34.25	68.50		
	0001	66.8	33.40	66.80		
	0000	60	30.00	60.00		
701.0	0 - Frequency	is selected by	y hardware se	elect,	0	
Bit 3 0 - Frequency is selected by hardware select, Latched Inputs 1 - Frequency is selected by Bit 6:4 (above)				ove)	0	
Bit 1	0 - Normal				0	
DIL I	1 - Spread Spectrum Enabled (center spread)					
Bit 0	0 - Running 1- Tristate all	outputs			0	

Note 1: Default at power-up will be for latched logic inputs to define frequency; Bits 2, 6:4 are default to 000

Note: PWD = Power-Up Default

I²C is a trademark of Philips Corporation



Byte 1: CPU, Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	40	1	SDRAM12 (Act/Inact)
Bit 3	-	1	(Reserved)
Bit 2	41	1	CPUCLK2 (Act/Inact)
Bit 1	43	1	CPUCLK1 (Act/Inact)
Bit 0	44	1	CPUCLK0 (Act/Inact)

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 3: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	28	1	SDRAM7 (Act/Inact)
Bit 6	29	1	SDRAM6 (Act/Inact)
Bit 5	31	1	SDRAM5 (Act/Inact)
Bit 4	32	1	SDRAM4 (Act/Inact)
Bit 3	34	1	SDRAM3 (Act/Inact)
Bit 2	35	1	SDRAM2 (Act/Inact)
Bit 1	37	1	SDRAM1 (Act/Inact)
Bit 0	38	1	SDRAM0 (Act/Inact)

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 5: Peripheral Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	1	1	(Reserved)
Bit 6	8	-	FS2#
Bit 5	7	ı	FS1#
Bit 4	47	1	PCICLK5 (Act/Inact)
Bit 3	-	1	(Reserved)
Bit 2	2	-	FS3#
Bit 1	46	1	AGP1 (Act/Inact)
Bit 0	2	1	REF0 (Act/Inact)

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 2: PCI Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	7	1	PCICLK_F (Act/Inact)
Bit 5	-	1	(Reserved)
Bit 4	13	1	PCICLK4 (Act/Inact)
Bit 3	12	1	PCICLK3 (Act/Inact)
Bit 2	11	1	PCICLK2 (Act/Inact)
Bit 1	10	1	PCICLK1 (Act/Inact)
Bit 0	8	1	PCICLK0(Act/Inact)

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 4: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	25	1	AGP0 (Active/Inactive)
Bit 6	-	1	(Reserved)
Bit 5	26	1	FS0#
Bit 4	ı	1	(Reserved)
Bit 3	17	1	SDRAM11 (Act/Inact) (Desktop Mode Only)
Bit 2	18	1	SDRAM10 (Act/Inact) (Desktop Mode Only)
Bit 1	20	1	SDRAM9 (Act/Inact)
Bit 0	21	1	SDRAM8 (Act/Inact)

Notes

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 6: Optional Register for Possible Furture Requirements

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	-	1	(Reserved)
Bit 2	-	1	(Reserved)
Bit 1	-	1	(Reserved)
Bit 0	-	1	(Reserved)


Notes

1. Byte 6 is reserved by Integrated Circuit Systems for futue applications.



CPU_STOP# Timing Diagram

CPU_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU_STOP# is synchronized by the ICS9148-53. The minimum that the CPU clock is enabled (CPU_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.




- 1. All timing is referenced to the internal CPU clock.
- 2. CPU_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS9148-53.
- 3. All other clocks continue to run undisturbed. (including SDRAM outputs).



PCI_STOP# Timing Diagram

PCI_STOP# is an asynchronous input to the **ICS9148-53**. It is used to turn off the PCICLK (0:5) clocks for low power operation. PCI_STOP# is synchronized by the **ICS9148-53** internally. The minimum that the PCICLK (0:5) clocks are enabled (PCI_STOP# high pulse) is at least 10 PCICLK (0:5) clocks. PCICLK (0:5) clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.




- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device.)
- 2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9148.
- 3. All other clocks continue to run undisturbed.
- 4. CPU STOP# is shown in a high (true) state.



AGP_STOP# Timing Diagram

AGP_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the AGP (0:1) clocks. for low power operation. AGP_STOP# is synchronized by the **ICS9148-53**. The AGP2 clock is free-running and is not affected by AGP_STOP#. All other clocks will continue to run while the AGPCLKs are disabled. The AGPCLKs will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. AGPCLK on latency is less than AGPCLK and AGPCLK off latency is less than 4 AGPCLKs. This function is available only with MODE pin latched low.



- 1. All timing is referenced to the internal CPUCLK.
- AGP_STOP# is an asynchronous input and metastable conditions may exist.
 This signal is synchronized to the CPUCLKs inside the ICS9148-53.
- 3. All other clocks continue to run undisturbed.
- 4. PD# and PCI_STOP# are shown in a high (true) state.
- 5. Only applies if MODE pin latched 0 at power up.



Shared Pin Operation - Input/Output Pins

Pins 2, 7, 8, 25 and 26 on the **ICS9148-53** serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm(10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).




Fig. 1






Fig. 2a




Fig. 2b



Absolute Maximum Ratings

Supply Voltage 7.0 V

Ambient Operating Temperature 0°C to $+70^{\circ}\text{C}$ Storage Temperature -65°C to $+150^{\circ}\text{C}$

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70C$; Supply Voltage $V_{DD} = V_{DDL} = 3.3 \text{ V} + /-5\%$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V_{IH}		2		$V_{DD} + 0.3$	V
Input Low Voltage	V_{IL}		V_{SS} -0.3		0.8	V
Input High Current	${ m I_{IH}}$	$V_{IN} = V_{DD}$		0.1	5	μΑ
Input Low Current	I_{IL1}	$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5	2.0		μΑ
Input Low Current	I_{IL2}	$V_{IN} = 0$ V; Inputs with pull-up resistors	-200	-100		μΑ
Operating	$I_{DD3.3OP}$	$C_L = 0 \text{ pF}; 66.8 \text{ MHz}$		100	160	mA
Supply Current						
Input frequency	F_{i}	$V_{DD} = 3.3 \text{ V};$		14.318		MHz
Input Capacitance ¹	C_{IN}	Logic Inputs			5	pF
	C_{INX}	X1 & X2 pins	27	36	45	pF
Transition Time ¹	T_{trans}	To 1st crossing of target Freq.			2	ms
Settling Time ¹	T_{s}	From 1st crossing to 1% target Freq.				ms
Clk Stabilization ¹	T_{STAB}	From $V_{DD} = 3.3 \text{ V}$ to 1% target Freq.			2	ms
	T _{CPU-PCI1}	$V_T = 1.5 \text{ V}$; $f = 66/100 \text{ MHz}$; CPU leads	1	2.4	4	ns
	T _{CPU-PCI1}	$V_T = 1.5 \text{ V}; f = 83/75 \text{ MHz}; CPU leads}$	1	3.8	4	ns
Skew ¹	T _{AGP-PCI1}	$V_T = 1.5 \text{ V}; f = 66.8 \text{ MHz}; AGP Leads}$		500	600	ps
	T _{AGP-PCI1}	$V_T = 1.5 \text{ V}; f = 83.3 \text{ MHz}; AGP Leads}$		600	700	ps
	T _{AGP-PCI1}	$V_T = 1.5 \text{ V}; f = 100 \text{ MHz}; AGP Leads}$		450	550	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0$ - 70C; Supply Voltage $V_{DD} = 3.3 \text{ V} + /-5\%$, $V_{DDL} = 2.5 \text{ V} + /-5\%$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
Operating	I _{DD2.5OP}	$C_L = 0 \text{ pF}; 66.8 \text{ MHz}$		10	20	mA
Supply Current						
	T _{CPU-PCI1}	$V_T = 1.5 \text{ V}$; f = 66/100 MHz; CPU leads	1	2.4	4	ns
	T _{CPU-PCI1}	$V_T = 1.5 \text{ V}; f = 83/75 \text{ MHz}; CPU leads}$	1	3.8	4	ns
Skew ¹	$T_{AGP-PCI1}$	$V_T = 1.5 \text{ V}; f = 66.8 \text{ MHz}; AGP Leads}$		500	600	ps
	$T_{AGP-PCI1}$	$V_T = 1.5 \text{ V}; f = 83.3 \text{ MHz}; AGP Leads}$		600	700	ps
	$T_{AGP-PCI1}$	$V_T = 1.5 \text{ V}; f = 100 \text{ MHz}; AGP Leads}$		450	550	ps



Electrical Characteristics - CPU

 $T_A = 0 - 70C$; $V_{DD} = V_{DDL} = 3.3 \text{ V} + /-5\%$; $C_L = 10 - 20 \text{ pF}$ (unless otherwise stated)

		• •				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH2A}	$I_{OH} = -28 \text{ mA}$	2.5	2.6		V
Output Low Voltage	V_{OL2A}	$I_{OL} = 27 \text{ mA}$		0.35	0.4	V
Output High Current	I_{OH2A}	$V_{OH} = 2.0 \text{ V}$		-29	-23	mA
Output Low Current	I_{OL2A}	$V_{OL} = 0.8 \text{ V}$	33	37		mA
Rise Time	t_{r2A}^{1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.75	2	ns
Fall Time	t_{f2A}^{1}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.1	2	ns
Duty Cycle	d_{t2A}^{1}	$V_T = 1.5 \text{ V}$	45	50	55	%
Skew	t_{sk2A}^{1}	$V_T = 1.5 \text{ V}$		50	250	ps
Jitter, One Sigma	t _{j1s2A} ¹	$V_T = 1.5 \text{ V}$		65	150	ps
Jitter, Absolute	t _{jabs2A} 1	$V_T = 1.5 \text{ V}$	-250	165	250	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - CPU

 $T_A = 0 - 70C$; $V_{DD} = 3.3 \text{ V} + /-5\%$, $V_{DDL} = 2.5 \text{ V} + /-5\%$; $C_L = 10 - 20 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	VOH2B	$I_{OH} = -8 \text{ mA}$	2	2.2		V
Output Low Voltage	VOL2B	$I_{OL} = 12 \text{ mA}$		0.3	0.4	V
Output High Current	IOH2B	$V_{OH} = 1.7 \text{ V}$		-20	-16	mA
Output Low Current	IOL2B	$V_{OL} = 0.7 \text{ V}$	19	26		mA
Rise Time	tr2B ¹	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$		1.5	1.8	ns
Fall Time	tf2B ¹	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.6	1.8	ns
Duty Cycle	dt2B ¹	$V_{\rm T} = 1.25 \text{ V}$	40	47	55	%
Skew	tsk2B ¹	$V_{\rm T} = 1.25 \text{ V}$		60	250	ps
Jitter, Single Edge						
Displacement ²	tjsed2B ¹	$V_{\rm T} = 1.25 \ {\rm V}$		200	250	ps
Jitter, One Sigma	tj1s2B ¹	$V_{\rm T} = 1.25 \text{ V}$		65	150	ps
Jitter, Absolute	tjabs2B ¹	$V_{\rm T} = 1.25 \text{ V}$	-250	160	250	ps

¹ Guaranteed by design, not 100% tested in production.

² Edge displacement of a period relative to a 10-clock-cycle rolling average period.



Electrical Characteristics - SDRAM

 $T_{A} = 0 \text{ - } 70C; \ V_{DD} = V_{DDL} = 3.3 \ V \text{ +/-5\%} \ ; \ C_{L} = 30 \ pF$

-						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V _{OH1}	$I_{OH} = -28 \text{ mA}$	2.4	3		V
Output Low Voltage	V _{OL1}	$I_{OL} = 23 \text{ mA}$		0.2	0.4	V
Output High Current	Іон1	V _{OH} = 2.0 V		-60	-40	mA
Output Low Current	I _{OL1}	$V_{\rm OL} = 0.8 \text{ V}$	41	50		mA
Rise Time ¹	T_{r1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.75	2	ns
Fall Time ¹	T_{fl}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.5	2	ns
Duty Cycle ¹	D _{t1}	$V_T = 1.5 \text{ V}$	45	50	55	%
Propagation Delay	T_{prop}	VT = 1.5 V		4.2	6	ns
Skew ¹	T _{sk1}	$V_T = 1.5 \text{ V}$		200	500	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - PCI

 $T_A = 0 - 70C$; $V_{DD} = V_{DDL} = 3.3 \text{ V +/-5\%}$; $C_L = 30 \text{ pF (unless otherwise stated)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH1}	$I_{OH} = -28 \text{ mA}$	2.4	3		V
Output Low Voltage	V_{OL1}	$I_{OL} = 23 \text{ mA}$		0.2	0.4	V
Output High Current	I_{OH1}	$V_{OH} = 2.0 \text{ V}$		-60	-40	mA
Output Low Current	I_{OL1}	$V_{OL} = 0.8 \text{ V}$	41	50		mA
Rise Time	t_{r1}^{-1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.8	2	ns
Fall Time	t_{f1}^1	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.6	2	ns
Duty Cycle	d_{t1}^{-1}	$V_T = 1.5 \text{ V}$	45	51	55	%
Skew	t_{sk1}^{-1}	$V_T = 1.5 \text{ V}$		130	250	ps
Jitter, One Sigma ¹	tj1s1a	$V_T = 1.5 \text{ V}$, synchronous		40	150	ps
	tj1s1b	V _T = 1.5 V, asynchronous		200	250	ps
Jitter, Absolute ¹	tab _{s1a}	$V_T = 1.5 \text{ V}$, synchronous	-250	135	250	ps
	tjabs1b	$V_T = 1.5 \text{ V}$, asynchronous	-650	500	650	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - AGP

 $T_A = 0 - 70C$; $V_{DD} = V_{DDL} = 3.3 \text{ V} + /-5\%$; $C_L = 30 \text{ pF}$ (unless otherwise stated)

	DE	, 2 1				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH1}	$I_{OH} = -28 \text{ mA}$	2.4	3		V
Output Low Voltage	V_{OL1}	$I_{OL} = 23 \text{ mA}$		0.2	0.4	V
Output High Current	I_{OH1}	$V_{OH} = 2.0 \text{ V}$		-60	-40	mA
Output Low Current	I_{OL1}	$V_{OL} = 0.8 \text{ V}$	41	50		mA
Rise Time	t_{r1}^{1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.1	2	ns
Fall Time	$t_{\rm f1}^{-1}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1	2	ns
Duty Cycle	d_{t1}^{-1}	$V_T = 1.4 \text{ V}$	45	49	55	%
Skew	t_{sk1}^{1}	$V_T = 1.5 \text{ V}$		130	250	ps
Jitter, One Sigma ¹	tj1s1	$V_T = 1.5 \text{ V}$		2	3	%
Jitter, Absolute ¹	tabs1a	$V_T = 1.5 \text{ V}$, synchronous	-5	2.5	5	%
	tjabs1b	V _T = 1.5 V, asynchronous	-6	4.5	6	%

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - 48MHz, REF0

 $T_A = 0 - 70C$; $V_{DD} = V_{DDL} = 3.3 \text{ V} + /-5\%$; $C_L = 10 - 20 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OH5}	$I_{OH} = -16 \text{ mA}$	2.4	2.6		V
Output Low Voltage	V_{OL5}	$I_{OL} = 9 \text{ mA}$		0.3	0.4	V
Output High Current	I_{OH5}	$V_{OH} = 2.0 \text{ V}$		-32	-22	mA
Output Low Current	I_{OL5}	$V_{OL} = 0.8 \text{ V}$	16	25		mA
Rise Time	t_{r5}^{1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		2	4	ns
Fall Time	t_{f5}^{1}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.9	4	ns
Duty Cycle	d_{t5}^{-1}	$V_T = 1.5 \text{ V}$	45	54	57	%
Jitter, One Sigma	t_{j1s5}^{1}	$V_{\rm T} = 1.5 \text{ V}$		1	3	%
Jitter, Absolute	t _{jabs5} 1	$V_T = 1.5 \text{ V}$	-5	-	5	%

¹Guaranteed by design, not 100% tested in production.




General Layout Precautions:

- 1) Use a ground plane on the top layer of the PCB in all areas not used by traces.
- 2) Make all power traces and vias as wide as possible to lower inductance.

Notes:

- 1 All clock outputs should have series terminating resistor. Not shown in all places to improve readibility of diagram
- 2 Optional EMI capacitor should be used on all CPU, SDRAM, and PCI outputs.
- 3 Optional crystal load capacitors are recommended.



Capacitor Values:


C1, C2: Crystal load values determined by user

C3:100pF ceramic

All unmarked capacitors are 0.01 µF ceramic

- = Ground Plane Connection
- = Power Plane Conncetion
- = Solder Pads





SYMBOL	CON	MON DIM	VARIATIONS		N			
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A	.095	.101	.110	AC	.620	.625	.630	48
A1	.008	.012	.016					
A2	.088	.090	.092					
В	.008	.010	.0135					
С	.005	-	.010					
D		See Variation	ons					
E	.292	.296	.299	40		\D D-		_
e		0.025 BS	C	48 pir	1 550	JP Pa	іскад	е
Н	.400	.406	.410					
h	.010	.013	.016					
L	.024	.032	.040					
N		See Variation	ons]				
~	0°	5°	8°					
X	.085	.093	.100					

Ordering Information

ICS9148F-53

Example:

