

132 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD

Mar. 2002.

Ver. 1.1

Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written permission of LCD Driver IC Team.

Precautions for Light

Light has characteristics to move electrons in the integrated circuitry of semiconductors, therefore may change the characteristics of semiconductor devices when irradiated with light. Consequently, the users of the packages which may expose chips to external light such as COB, COG, TCP and COF must consider effective methods to block out light from reaching the IC on all parts of the surface area, the top, bottom and the sides of the chip. Follow the precautions below when using the products.

- 1. Consider and verify the protection of penetrating light to the IC at substrate (board or glass) or product design stage.
- 2. Always test and inspect products under the environment with no penetration of light.

	S6B0724 Specification Revision History								
Version	Version Content								
0.0	Initial version	Mar.1999							
0.1	PAD name change (VSS \rightarrow TEST4)	Mar.1999							
0.2	Eq2. changed (page 32)	Mar.1999							
0.3	Figure 10. Figure 11. Changed	Mar.1999							
0.4	Set Static Indicator Register changed (page 46)	Apr.1999							
0.5	PAD location added	Apr.1999							
0.6	Modify following sections Introduction, Features, Pad Configuration, Pin Description, Power Supply Circuits, Reference Circuit Examples, DC/AC Characteristics, Connection Between S6B0724 and LCD Panel	Apr.1999							
0.7	Pin name changed at page 8 (FRI \rightarrow FR)	May.1999							
0.8	Operating VDD is changed	Oct.1999							
0.9	Read timing is changed(Figure 5)	Jun.2000							
1.0	Added detail information for several items	Mar.2001							
1.1	VDD is changed (2.4V~3.6V -> 2.4V~5.5V)	Mar.2002							

CONTENTS

INTRODUCTION	1
FEATURES	1
BLOCK DIAGRAM	3
PAD CONFIGURATION	
PAD CENTER COORDINATES	6
PIN DESCRIPTION	9
POWER SUPPLY	9
LCD DRIVER SUPPLY	9
SYSTEM CONTROL	-
MICROPROCESSOR INTERFACE	
LCD DRIVER OUTPUTS	14
FUNCTIONAL DESCRIPTION	15
MICROPROCESSOR INTERFACE	
DISPLAY DATA RAM (DDRAM)	19
LCD DISPLAY CIRCUITS	22
LCD DRIVER CIRCUIT	
POWER SUPPLY CIRCUITS	
REFERENCE CIRCUIT EXAMPLES	
RESET CIRCUIT	
INSTRUCTION DESCRIPTION	
SPECIFICATIONS	50
ABSOLUTE MAXIMUM RATINGS	
DC CHARACTERISTICS	-
AC CHARACTERISTICS	-
REFERENCE APPLICATIONS	61
MICROPROCESSOR INTERFACE	-
CONNECTIONS BETWEEN S6B0724 AND LCD PANEL	62



INTRODUCTION

The S6B0724 is a single chip driver & controller LSI for graphic dot-matrix liquid crystal display systems. This chip can be connected directly to a microprocessor, accepts serial or 8-bit parallel display data from the microprocessor, stores the display data in an on-chip display data RAM of 65 x 132 bits and generates a liquid crystal display drive signal independent of the microprocessor. It provides a high-flexible display section due to 1-to-1 correspondence between on-chip display data RAM bits and LCD panel pixels. It contains 65 common driver circuits and 132 segment driver circuits, so that a single chip can drive a 65 x 132 dot display. And the capacity of the display can be increased through the use of master/slave multi-chip structures.

These chip are able to minimize power consumption because it performs display data RAM read / write operation with no external operation clock. In addition, because it contains power supply circuits necessary to drive liquid crystal, which is a display clock oscillator circuit, high performance voltage converter circuit, high-accuracy voltage regulator circuit, low power consumption voltage divider resistors and OP-Amp for liquid crystal driver power voltage, it is possible to make the lowest power consumption display system with the fewest components for high performance portable systems.

FEATURES

Display Driver Output Circuits

65 common outputs / 132 segment outputs

On-chip Display Data RAM

- Capacity: 65 x 132 = 8,580 bits
- RAM bit data "1": a dot of display is illuminated.
- RAM bit data "0": a dot of display is not illuminated.

Applicable Duty Ratios

Duty ratio	Applicable LCD bias	Maximum display area		
1/65	1/7 or 1/9	65 × 132		
1/55	1/6 or 1/8	55 × 132		
1/49	1/6 or 1/8	49 × 132		
1/33	1/5 or 1/6	33 × 132		

Microprocessor Interface

- High-speed 8-bit parallel bi-directional interface with 6800-series or 8080-series
- Serial interface (only write operation) available

Various Function Set

- Display ON / OFF, set initial display line, set page address, set column address, read status, write / read display data, select segment driver output, reverse display ON / OFF, entire display ON / OFF, select LCD bias, set/reset modify-read, select common driver output, control display power circuit, select internal regulator resistor ratio for V0 voltage regulation, electronic volume, set static indicator state.
- H/W and S/W reset available
- Static drive circuit equipped internally for indicators with 4 flashing modes



S6B0724

Built-in Analog Circuit

- On-chip oscillator circuit for display clock (external clock can also be used)
- High performance voltage converter (with booster ratios of x2, x3, x4 and x5, where the step-up reference voltage can be used externally)
- High accuracy voltage regulator (temperature coefficient: -0.05%/°C or external input)
- Electronic contrast control function (64 steps)
- Vref = $2.1V \pm 3\%$ (V0 voltage adjustment voltage)
- High performance voltage follower (V1 to V4 voltage divider resistors and OP-Amp for increasing drive capacity)

Operating Voltage Range

- Supply voltage (VDD): 2.4 to 3.6 V
- Supply voltage (VDD): 2.4 to 5.5 V (Select by product code)
- LCD driving voltage (VLCD = V0 VSS): 4.5 to 15.0 V

Low Power Consumption

- Operating power: 40µA typical. (Condition: VDD = 3V, x 4 boosting (VCI is VDD), V0 = 11V, internal power supply ON, display OFF and normal mode is selected)
- Standby power: 10µA maximum. (During power save [standby] mode)

Operating Temperatures

Wide range of operating temperature: -40 to 85°C

CMOS Process

Package Type

- Gold bumped chip

Series Specifications

Product code	Temperature coefficient	Package type	Chip thickness	VDD Range	
S6B0724A01-B0CZ			670 μm	2.4~3.6[V]	
S6B0724A01-B0CY	-0.05%/°C	COG	470 μm	2.480.0[1]	
S6B0724A05-B0CZ	-0.05%/°C	000	670 μm	2.4~5.5[V]	
S6B0724A05-B0CY			470 μm	2.4~5.5[V]	

* xx: TCP ordering number



BLOCK DIAGRAM




Figure 1. Block Diagram



PAD CONFIGURATION




Figure 2. S6B0724 Chip Configuration

ltom	Ded No.	Si	ze	11
ltem	Pad No.	X	Y	Unit
Chip size	-	9680	2030	
	1 to 109	7	0	
Pad pitch	110 to 137, 140 to 283 287 to 313	6	0	
	137 to 139, 284 to 286	8	0	
	1 to 109	50	100	
	110 to 136	122	40	μm
Rumped ped aize	140 to 283	40	122	
Bumped pad size	287 to 313	122	40	
	138,139,284,285	60	122	
	137, 286	122 60		
Bumped pad height	All pad	14 (1	Гур.)	

Table 1. S6B0724 Pad Dimensions



30µm 30µm 30µm 30µm 30µm 30µm 42µm 108µm 108µm 42µm ▶◀▶◀▶ -ա^moc'ա^moc'ա^moc 42 µm (+4170, +427) (-4170, +427) ₿ 60µm Ш ¥ (-4040<u>,</u> -529) × х ഋ (+4040, -544) 108_µm 108_µm Ē ▼

COG Align Key Coordinate

ILB Align Key Coordinate (with Gold Bump*)

*When dsigning electrode pattern must be prohibited on this area (ILB Align Key). If electrode pattern is used for routing over this area, it can be happened pattern-short through bumped pattern on ILB Align Key



PAD CENTER COORDINATES

Pad No.	Pad name	x	Y	Pad No.	Pad name	x	Y	Pad No.	Pad name	x	Y
1	FRS	-3780	-879	51	C4+	-280	-879	101	CLS	3220	-879
2	FR	-3710	-879	52	C4+	-210	-879	102	VSS	3290	-879
3	TEST1	-3640	-879	53	C4+	-140	-879	103	C68	3360	-879
4	TEST2	-3570	-879	54	C3+	-70	-879	104	PS	3430	-879
5	TEST3	-3500	-879	55	C3+	0	-879	105	VDD	3500	-879
6	М	-3430	-879	56	C3+	70	-879	106	HPMB	3570	-879
7	CL	-3360	-879	57	C3+	140	-879	107	VSS	3640	-879
8	DISP	-3290	-879	58	C1-	210	-879	108	INTRS	3710	-879
9	VSS	-3220	-879	59	C1-	280	-879	109	VDD	3780	-879
10	VSS	-3150	-879	60	C1-	350	-879	110	COM31	4693	-780
11	CS1B	-3080	-879	61	C1-	420	-879	111	COM30	4693	-720
12	CS2	-3010	-879	62	C1+	490	-879	112	COM29	4693	-660
13	VDD	-2940	-879	63	C1+	560	-879	113	COM28	4693	-600
14	RESETB	-2870	-879	64	C1+	630	-879	114	COM27	4693	-540
15	RS	-2800	-879	65	C1+	700	-879	115	COM26	4693	-480
16	VSS	-2730	-879	66	C2+	770	-879	116	COM25	4693	-420
17	RW_WRB	-2660	-879	67	C2+	840	-879	117	COM24	4693	-360
18	E_RDB	-2590	-879	68	C2+	910	-879	118	COM23	4693	-300
19	VDD	-2520	-879	69	C2+	980	-879	119	COM22	4693	-240
20	DB0	-2450	-879	70	C2-	1050	-879	120	COM21	4693	-180
21	DB1	-2380	-879	71	C2-	1120	-879	121	COM20	4693	-120
22	DB2	-2310	-879	72	C2-	1190	-879	122	COM19	4693	-60
23	DB3	-2240	-879	73	C2-	1260	-879	123	COM18	4693	0
24	DB4	-2170	-879	74	VDD	1330	-879	124	COM17	4693	60
25	DB5	-2100	-879	75	VEXT	1400	-879	125	COM16	4693	120
26	DB6	-2030	-879	76	VEXT	1470	-879	126	COM15	4693	180
27	DB7	-1960	-879	77	REF	1540	-879	127	COM14	4693	240
28	VSS	-1890	-879	78	VSS	1610	-879	128	COM13	4693	300
29	VDD	-1820	-879	79	V1	1680	-879	129	COM12	4693	360
30	DUTY0	-1750	-879	80	V1	1750	-879	130	COM11	4693	420
31	DUTY1	-1680	-879	81	V1	1820	-879	131	COM10	4693	480
32	VSS	-1610	-879	82	V2	1890	-879	132	COM9	4693	540
33	VDD VDD	-1540	-879	83	V2	1960	-879	133	COM8	4693	600
34	VDD	-1470	-879	84	V2 V3	2030	-879	134	COM7	4693	660
35		-1400	-879	85		2100	-879	135	COM6	4693	720
36	VDD VDD	-1330	-879	86	V3	2170	-879	136	COM5	4693	780
37 38	VDD	-1260 -1190	-879 -879	87 88	V3 V4	2240 2310	-879 -879	137 138	DUMMY1 DUMMY2	4693 4470	860 868
39	VCI	-1120	-879	89	V4 V4	2380	-879	138	DUMMY3	4390	868
40	VCI	-1050	-879	- 89 - 90	V4 V4	2360	-879	139	COM4	4390	868
40	VSS	- 1050	-879	90 91	V4 V0	2430	-879	140	COM3	4310	868
41	VSS	-980	-879	91	VO	2520	-879	141	COM2	4250	868
42	VSS	-910	-879	92	VO	2590	-879	142	COM1	4190	868
43	VSS	-770	-879	93	VR	2730	-879	143	COM0	4130	868
44	VSS	-700	-879	94 95	VR	2800	-879	144	COMS	4070	868
40	VOUT	-630	-879	95	VR	2800	-879	145	SEG0	3930	868
40	VOUT	-560	-879	90 97	VSS	2940	-879	140	SEG0	3930	868
48	VOUT	-490	-879	98	VSS	3010	-879	147	SEG2	3810	868
40	VOUT	-490	-879	90	VDD	3080	-879	140	SEG2	3750	868
50	C4+	-350	-879	100	MS	3150	-879	150	SEG4	3690	868

Table 2. Pad Center Coordinates



									-]	Unit: µm]
Pad	Pad			Pad	Pad			Pad	Pad		
No.	name	x	Y	No.	name	x	Y	No.	name	X	Y
151	SEG5	3630	868	201	SEG55	630	868	251	SEG105	-2370	868
152	SEG6	3570	868	202	SEG56	570	868	252	SEG106	-2430	868
153	SEG7	3510	868	203	SEG57	510	868	253	SEG107	-2490	868
154	SEG8	3450	868	204	SEG58	450	868	254	SEG108	-2550	868
155	SEG9	3390	868	205	SEG59	390	868	255	SEG109	-2610	868
156	SEG10	3330	868	206	SEG60	330	868	256	SEG110	-2670	868
157	SEG11	3270	868	207	SEG61	270	868	257	SEG111	-2730	868
158	SEG12	3210	868	208	SEG62	210	868	258	SEG112	-2790	868
159	SEG13	3150	868	209	SEG63	150	868	259	SEG113	-2850	868
160	SEG14	3090	868	210	SEG64	90	868	260	SEG114	-2910	868
161	SEG15	3030	868	211	SEG65	30	868	261	SEG115	-2970	868
162	SEG16	2970	868	212	SEG66	-30	868	262	SEG116	-3030	868
163	SEG17	2910	868	213	SEG67	-90	868	263	SEG117	-3090	868
164	SEG18	2850	868	214	SEG68	-150	868	264	SEG118	-3150	868
165	SEG19	2790	868	215	SEG69	-210	868	265	SEG119	-3210	868
166	SEG20	2730	868	216	SEG70	-270	868	266	SEG120	-3270	868
167	SEG21	2670	868	217	SEG71	-330	868	267	SEG121	-3330	868
168	SEG22	2610	868	218	SEG72	-390	868	268	SEG122	-3390	868
169	SEG23	2550	868	219	SEG73	-450	868	269	SEG123	-3450	868
170	SEG24	2490	868	220	SEG74	-510	868	270	SEG124	-3510	868
171	SEG25	2430	868	221	SEG75	-570	868	271	SEG125	-3570	868
172	SEG26	2370	868	222	SEG76	-630	868	272	SEG126	-3630	868
173	SEG27	2310	868	223	SEG77	-690	868	273	SEG127	-3690	868
174	SEG28	2250	868	224	SEG78	-750	868	274	SEG128	-3750	868
175	SEG29	2190	868	225	SEG79	-810	868	275	SEG129	-3810	868
176	SEG30	2130	868	226	SEG80	-870	868	276	SEG130	-3870	868
177	SEG31	2070	868	227	SEG81	-930	868	277	SEG131	-3930	868
178	SEG32	2010	868	228	SEG82	-990	868	278	COM32	-4010	868
179	SEG33	1950	868	229	SEG83	-1050	868	279	COM33	-4070	868
180	SEG34	1890	868	230	SEG84	-1110	868	280	COM34	-4130	868
181	SEG35	1830	868	231	SEG85	-1170	868	281	COM35	-4190	868
182	SEG36	1770	868	232	SEG86	-1230	868	282	COM36	-4250	868
183	SEG37	1710	868	233	SEG87	-1290	868	283	COM37	-4310	868
184	SEG38	1650	868	234	SEG88	-1350	868	284	DUMMY4	-4390	868
185	SEG39	1590	868	235	SEG89	-1410	868	285	DUMMY5	-4470	868
186	SEG40	1530	868	236	SEG90	-1470	868	286	DUMMY6	-4693	860
187	SEG41	1470	868	237	SEG91	-1530	868	287	COM38	-4693	780
188 189	SEG42 SEG43	1410	868	238	SEG92	-1590	868	288	COM39 COM40	-4693 -4693	720 660
189	SEG43 SEG44	1350 1290	868 868	239 240	SEG93 SEG94	-1650 -1710	868 868	289 290	COM40 COM41	-4693	600
	SEG44 SEG45	1290		240	SEG94 SEG95	-1710			COM41 COM42	-4693	
191	SEG45 SEG46	1230	868 868	241	SEG95 SEG96	-1770	868 868	291 292	COIVI42 COM43		540 480
<u>192</u> 193	SEG46 SEG47	1170	868	242	SEG96 SEG97		868	292	COIVI43 COM44	-4693 -4693	480
193	SEG47 SEG48	1050	868	243	SEG97 SEG98	-1890 -1950	868	293		-4693	
194	SEG48 SEG49	990	868	244 245	SEG98 SEG99	-1950	868	294	COM45 COM46	-4693	360 300
195	SEG50	990	868	245	SEG100	-2010	868	295	COM40 COM47	-4693	240
196	SEG50 SEG51	870	868	240	SEG100 SEG101	-2070	868	296	COM48	-4693	180
197	SEG52	810	868	248	SEG101	-2190	868	298	COM40 COM49	-4693	120
198	SEG52 SEG53	750	868	248	SEG102 SEG103	-2190	868	298	COM50	-4693	60
200	SEG53	690	868	249	SEG103	-2250	868	300	COM50 COM51	-4693	00
200	00034	090	000	200	3104	-2310	000	300	CONDT	-4093	0

Table 2. Pad Center Coordinates (Continued)



-											[Unit: µm]
Pad No.	Pad name	x	Y	Pad No.	Pad name	x	Y	Pad No.	Pad name	х	Y
301	COM52	-4693	-60								
302	COM53	-4693	-120								
303	COM54	-4693	-180								
304	COM55	-4693	-240								
305	COM56	-4693	-300								
306	COM57	-4693	-360								
307	COM58	-4693	-420								
308	COM59	-4693	-480								
309	COM60	-4693	-540								
310	COM61	-4693	-600								
311	COM62	-4693	-660								
312	COM63	-4693	-720								
313	COMS	-4693	-780								

Table 2. Pad Center Coordinates (Continued)



PIN DESCRIPTION POWER SUPPLY

Table 3. Power Supply Pins Description

Name	I/O	Description							
VDD	Supply	Power supply							
VSS	Supply	Ground							
V0 V1 V2 V3 V4	I/O	for application. Voltages should V0 ≥ V1 When the interna	formined by LCD pix have the following $\geq V2 \geq V3 \geq V4 \geq$						

LCD DRIVER SUPPLY

Table 4. LCD Driver Supply Pins Description

Name	I/O	Description
C1-	0	Capacitor 1 negative connection pin for voltage converter
C1+	0	Capacitor 1 positive connection pin for voltage converter
C2-	0	Capacitor 2 negative connection pin for voltage converter
C2+	0	Capacitor 2 positive connection pin for voltage converter
C3+	0	Capacitor 3 positive connection pin for voltage converter
C4+	0	Capacitor 4 positive connection pin for voltage converter
VOUT	I/O	Voltage converter input / output pin Connect this pin to VSS through capacitor.
VR	I	V0 voltage adjustment pin It is valid only when internal voltage regulator resistors are not used (INTRS = "L").
VCI	I	This is the reference voltage for the voltage converter circuit for the LCD drive. Whether internal voltage converter use or not use, this pin should be fixed. The voltage should have the following range: $2.4V \le VCI \le 5.5V$
VEXT	I	This is the externally input reference voltage (VREF) for the internal voltage regulator. It is valid only when external VREF is used (REF = "L"). When using internal VREF, this pin is Open
REF	I	Select the external VREF voltage via VEXT pin - REF = "L": using the external VREF - REF = "H": using the internal VREF



S6B0724

SYSTEM CONTROL

Name	I/O		Description							
		Master / slave mode select input Master makes some signals for display, and slave gets them. This is for display synchronization. - MS = "H": master mode - MS = "L": slave mode The following table depends on the MS status.								
MS	Ι	MS	CLS	OSC circuit	Power supply circuit	CL	М	FR	DISP	
				Н	Enabled	Enabled	Output	Output	Output	Output
		Н	L	Disabled	Enabled	Input	Output	Output	Output	
		L	-	Disabled	Disabled	Input	Input	Output	Input	
CLS	I	- CLS = "H	H": enable	iit enable / d (external disp			in)			
CL	I/O	When the	ock input / c S6B0724 is each other	used in ma	ster/slave m	ode (multi-o	chip), the CL	_ pins must	be	
М	I/O	When the	each other ": output	used in ma	ster/slave m	ode (multi-o	chip), the M	pins must b	e	
FRS	0		er segment used togetl	output pin ner with the	FR pin.					
FR	0		er common used togetl	output pin her with the	FRS pin.					
DISP	I/O	When S6E connected – MS = "H	LCD display blanking control input / output When S6B0724 is used in master / slave mode (multi-chip), the DISP pins must be connected each other. - MS = "H": output - MS = "I ": input							
INTRS	I	Internal res This pin se operation. – INTRS = – INTRS =	 MS = "L": input Internal resistor select pin This pin selects the resistors for adjusting V0 voltage level and is valid only in master operation. INTRS = "H": use the internal resistors INTRS = "L": use the external resistors V0 voltage is controlled by VR pin and external resistive divider. 							

Table 5. System Control Pins Description



Name	I/O	Description							
		The LCD driver duty ratio depends on the following table.							
		DUTY1	DUTY0	Duty ratio					
DUTY0		L	L	1/33					
DUTY1	I	L	Н	1/49					
		Н	L	1/55					
		Н	Н	1/65					
HPMB	I	– HPMB = "H": norm – HPMB = "L": high	Power control pin of the power supply circuits for LCD driver - HPMB = "H": normal mode - HPMB = "L": high power mode This pin is valid only in master operation.						

Table 5. System Control Pins Description (Continued)



S6B0724

MICROPROCESSOR INTERFACE

Name	I/O		Description									
RESETB	I		Reset input pin When RESETB is "L", initialization is executed.									
		Paralle	Parallel / Serial data input select input									
		PS	Interface mode	Chip select	Data / instruction	Data	Read / Write	Serial clock				
PS	I	н	Parallel	CS1B, CS2	RS	DB0 to DB7	E_RDB RW_WRB	-				
		L	Serial	CS1B, CS2	RS	SID (DB7)	Write only	SCLK (DB6)				
							on-chip RAM. Au d to either "H" or					
C68	Ι	– C68 =	Microprocessor Interface Select input pin in parallel mode - C68 = "H": 6800-series MPU interface - C68 = "L": 8080-series MPU interface									
CS1B CS2	Ι	Data / i	elect input pins nstruction I/O s non-active, I	is enabled			CS2 is "H". Whe	n chip				
RS	Ι	– RS =	er select input "H": DB0 to D "L": DB0 to D	B7 are dis								
		Read /	Write execution	on control	pin							
		C68	MPU Type	RW_V	VRB	Γ	Description					
RW_WRB	I	Н	H 6800-series RW Read / Write control input pin - RW = "H": read - RW = "L": write									
		L	L 8080-series /WRB Write enable clock input pin The data on DB0 to DB7 are latched at the rising edge of the /WRB signal.									
				•	•							

Table 6. Microprocessor Interface Pins Description



Name	I/O				Description					
		Read /	Read / Write execution control pin							
		C68	Description							
E_RDB	I	н	6800-series	Е	 Read / Write control input pin - RW = "H": When E is "H", DB0 to DB7 are in an output status. - RW = "L": The data on DB0 to DB7 are latched at the falling edge of the E signal. 					
		L 8080-series /RDB			Read enable clock input pin When /RDB is "L", DB0 to DB7 are in an output status.					
DB0 to DB7	I/O	bus. W - DB0 - DB6: - DB7:	hen the serial in to DB5: high imp serial input cloc serial input data	terface selec edance k (SCLK) (SID)						
TEST1 to TEST3	I/O		When chip select is not active, DB0 to DB7 may be high impedance. These are pins for IC chip testing. They are set to Open.							

Table 6. Microprocessor Interface Pins Description (Continued)



LCD DRIVER OUTPUTS

Name	I/O	Description									
			LCD segment driver outputs The display data and the M signal control the output voltage of segment driver.								
		Dianlay, data	5.4	Segment driver output voltage							
		Display data	Μ	Normal display	Reverse display						
SEG0		Н	Н	V0	V2						
to SEG131	0	Н	L	Vss	V3						
020101		L	Н	V2	V0						
		L	L	V3	Vss						
		Power save	e mode	Vss	Vss						
		LCD common driver ou The internal scanning d		control the output voltage	out voltage of common driver.						
		Scan data	М	Common driv	ver output voltage						
00140		Н	Н		Vss						
COM0 to	0	Н	L		V0						
COM63		L	Н		V1						
		L	L		V4						
		Power save	e mode		Vss						
COMS	0		vo pins are same	e. When not used, these pi MS pin on both master and	ns should be left Open. In d slave units are the						

NOTE: DUMMY - These pins should be opened (floated).



FUNCTIONAL DESCRIPTION

MICROPROCESSOR INTERFACE

Chip Select Input

There are CS1B and CS2 pins for chip selection. The S6B0724 can interface with an MPU only when CS1B is "L" and CS2 is "H". When these pins are set to any other combination, RS, E_RDB, and RW_WRB inputs are disabled and DB0 to DB7 are to be high impedance. And, in case of serial interface, the internal shift register and the counter are reset.

Parallel / Serial Interface

S6B0724 has three types of interface with an MPU, which are one serial and two parallel interfaces. This parallel or serial interface is determined by PS pin as shown in table 8.

PS	Туре	CS1B	CS2	C68 Interface mode	
н	Parallel	CS1B	CS2	Н	6800-series MPU mode
	Falallei	COID	032	L	8080-series MPU mode
L	Serial	CS1B	CS2	*×	Serial-mode

Table 8. Parallel / Serial Interface Mode

*×: Don't care

Parallel interface (PS = "H")

The 8-bit bi-directional data bus is used in parallel interface and the type of MPU is selected by C68 as shown in table 9. The type of data transfer is determined by signals at RS, E_RDB and RW_WRB as shown in Table 10.

C68	CS1B	CS2	RS	E_RDB	RW_WRB	DB0 to DB7	MPU bus
Н	CS1B	CS2	RS	E	RW	DB0 to DB7	6800-series
L	CS1B	CS2	RS	/RDB	/WRB	DB0 to DB7	8080-series

Table 9. Microprocessor Selection for Parallel Interface

Table 10. Parallel Data Transfer

Common	6800-	series	8080-	series	Description		
RS	E_RDB (E)	RW_WRB (RW)	E_RDB (/RDB)	RW_WRB (/WRB)			
Н	Н	Н	L	Н	Display data read out		
Н	Н	L	Н	L	Display data write		
L	Н	Н	L	Н	Register status read		
L	Н	L	Н	L	Writes to internal register (instruction)		






Figure 3. 6800-Series MPU Interface protocol (PS="H", MI="H")




Figure 4. 8080-Series MPU Interface Protocol (PS="H", MI="L")

Serial Interface (PS = "L")

When the S6B0724 is active, serial data (DB7) and serial clock (DB6) inputs are enabled. And not active, the internal 8-bit shift register and the 3-bit counter are reset. Serial data can be read on the rising edge of serial clock going into DB6 and processed as 8-bit parallel data on the eighth serial clock. Serial data input is display data when RS is high and control data when RS is low. Since the clock signal (DB6) is easy to be affected by the external noise caused by the line length, the operation check on the actual machine is recommended.




Figure 5. Serial Interface Timing

Busy Flag

The Busy Flag indicates whether the S6B0724 is operating or not. When DB7 is "H" in read status operation, this device is in busy status and will accept only read status instruction. If the cycle time is correct, the microprocessor needs not to check this flag before each instruction, which improves the MPU performance.

Data Transfer

The S6B 0724 uses bus holder and internal data bus for data transfer with the MPU. When writing data from the MPU to on-chip RAM, data is automatically transferred from the bus holder to the RAM as shown in figure 4. And when reading data from on-chip RAM to the MPU, the data for the initial read cycle is stored in the bus holder (dummy read) and the MPU reads this stored data from bus holder for the next data read cycle as shown in figure 5. This means that a dummy read cycle must be inserted between each pair of address sets when a sequence of address sets is executed. Therefore, the data of the specified address cannot be output with the read display data instruction right after the address sets, but can be output at the second read of data.




Figure 6. Write Timing








Figure 7. Read Timing



DISPLAY DATA RAM (DDRAM)

The Display Data RAM stores pixel data for the LCD. It is 65-row by 132-column addressable array. Each pixel can be selected when the page and column addresses are specified. The 65 rows are divided into 8 pages of 8 lines and the 9th page with a single line (DB0 only). Data is read from or written to the 8 lines of each page directly through DB0 to DB7. The display data of DB0 to DB7 from the microprocessor correspond to the LCD common lines as shown in figure 6 The microprocessor can read from and write to RAM through the I/O buffer. Since the LCD controller operates independently, data can be written into RAM at the same time as data is being displayed without causing the LCD flicker.




Figure 8. RAM-to-LCD Data Transfer

Page Address Circuit

This circuit is for providing a Page Address to DISPLAY-DATA-RAM shown in figure 8. It incorporates 4-bit Page Address register changed by only the "Set Page" instruction. Page Address 8 (DB3 is "H", but DB2, DB1 and DB0 are "L") is a special RAM area for the icons and display data DB0 is only valid. When Page Address is above 8, it is impossible to access to on-chip RAM.

Line Address Circuit

This circuit assigns DDRAM a Line Address corresponding to the first line (COM0) of the display. Therefore, by setting line address repeatedly, it is possible to realize the screen scrolling and page switching without changing the contents of on-chip RAM as shown in figure 8. It incorporates 6-bit line address register changed by only the initial display line instruction and 6-bit counter circuit. At the beginning of each LCD frame, the contents of register are copied to the line counter which is increased by CL signal and generates the Line Address for transferring the 132-bit RAM data to the display data latch circuit. However, display data of icons are not scrolled because the MPU can not access Line Address of icons.



Column Address Circuit

Column Address circuit has an 8-bit preset counter that provides column address to the Display Data RAM as shown in figure 8. When set Column Address MSB / LSB instruction is issued, 8-bit [Y7:Y0] is updated. And, since this address is increased by 1 each a read or write data instruction, microprocessor can access the display data continuously. However, the counter is not increased and locked if a non-existing address above 84H. It is unlocked if a column address is set again by set Column Address MSB / LSB instruction. And the Column Address counter is independent of page address register.

ADC select instruction makes it possible to invert the relationship between the Column Address and the segment outputs. It is necessary to rewrite the display data on built-in RAM after issuing ADC Select instruction. Refer to the following figure 7.

SEG output	SEG 0	SEG 1	SEG 2	SEG 3	 SEG 128	SEG 129	SEG 130	SEG 131
Column address [Y7:Y0]	00H	01H	02H	03H	 80H	81H	82H	83H
Display data	1	0	1	0	1	1	0	0
LCD panel display								
(ADC = 0)								
	Ł							
	Ŧ							7
LCD panel display (ADC = 1)								

Figure 9. The Relationship between the Column Address and the Segment Outputs

Segment Control Circuit

This circuit controls the display data by the display ON / OFF, reverse display ON / OFF and entire display ON / OFF instructions without changing the data in the display data RAM.






Figure 10. Display Data RAM Map



LCD DISPLAY CIRCUITS

Oscillator

This is completely on-chip oscillator and its frequency is nearly independent of VDD. This oscillator signal is used in the voltage converter and display timing generation circuit. The oscillator circuit is only enabled when MS = "H" and CLS = "H". When on-chip oscillator is not used, CLS pin must be "L" condition. In this time, external clock must be input from CL pin

Display Timing Generator Circuit

This circuit generates some signals to be used for displaying LCD. The display clock, CL generated by oscillation clock, generates a clock to the line counter and a latch signal to the display data latch. The line address of on-chip RAM is generated in synchronization with the display dock (CL) and the 132-bit display data is latched by the display data latch circuit in synchronization with the display clock. The display data which is read to the LCD driver is completely independent of the access to the display data RAM from the microprocessor. The LCD AC signal, M is generated from the display clock. 2-frame AC driver waveforms with internal timing signal are shown in figure 9.

In a multiple chip configuration, the slave chip requires the M, CL and DISP signals from the master. Table 11 shows the M, SYNC, CL, and DISP status.

Operation mode	Operation mode Oscillator		CL	DISP
Master	ON (internal clock used)	Output	Output	Output
IVIASIEI	OFF(external clock used)	Output	Input	Output
Slave	-	Input	Input	Input

Table 11. Master and Slave Timing Signal Status






Figure 11. 2-frame AC Driving Waveform (Duty Ratio = 1/65)

Common Output Control Circuit

This circuit controls the relationship between the number of common output and specified duty ratio. SHL select Instruction specifies the scanning direction of the common output pins.

			Common output pins										
Duty	SHL	COM [0:15]	COM [16:23]	COM [24:26]	COM [27:36]	COM [37:39]	COM [40:47]	COM [48:63]	COMS				
1/33	0	COM[0:15]			*NC			COM[16:31]	COMS				
1/33	1	COM[31:16]			*NC			COM[15:0]	CONS				
1/49	0	COM[0):23]	*NC			COM	[24:47]	COMS				
1/49	1	COM[4	7:24]		*NC			[23:0]					
1/55			COM[0:26]		*NC		COM[27:53]		COMS				
1/55		(COM[53:27]			*NC COM[26:0]			CONS				
1/65	0				COM[0:63]								
1/05	1				COM[63:0]								

Table 12. The Relationship between	n Duty Ratio and Common Output
------------------------------------	--------------------------------

*NC: No Connection



LCD DRIVER CIRCUIT

This driver circuit is configured by 66-channel (including 2 COMS channels) common driver and 132-channel segment driver. This LCD panel driver voltage depends on the combination of display data and FR signal.




Figure 12. Segment and Common Timing



POWER SUPPLY CIRCUITS

The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low power consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage follower circuits. They are valid only in master operation and controlled by power control instruction. For details, refers to "Instruction Description". Table 13 shows the referenced combinations in using Power Supply circuits.

User setup	Power control (VC VR VF)	V/C circuits	V/R circuits	V/F circuits	VOUT	VO	V1 to V4
Only the internal power supply circuits are used	111	ON	ON	ON	Open	Open	Open
Only the voltage regulator circuits and voltage follower circuits are used	011	OFF	ON	ON	External input	Open	Open
Only the voltage follower circuits are used	0 0 1	OFF	OFF	ON	Open	External input	Open
Only the external power supply circuits are used	000	OFF	OFF	OFF	Open	External input	External input

Table 13. Recommended Power Supply Combinations



 $[C1 = 1.0 \text{ to } 4.7 \ \mu\text{F}]$

Voltage Converter Circuits

These circuits boost up the electric potential between VCI and VSS to 2, 3, 4 or 5 times toward positive side and boosted voltage is outputted from VOUT pin.




Figure 13. Two Times Boosting Circuit

Figure 14. Three Times Boosting Circuit




Figure 15. Four Times Boosting Circuit

Figure 16. Five Times Boosting Circuit

* The VCI voltage range must be set so that the VOUT voltage does not exceed the absolute maximum rated value

Voltage Regulator Circuits

The function of the internal Voltage Regulator circuits is to determine liquid crystal operating voltage, V0, by adjusting resistors, Ra and Rb, within the range of |V0| < |VOUT|. Because VOUT is the operating voltage of operational-amplifier circuits shown in figure 15, it is necessary to be applied internally or externally.

For the Eq. 1, we determine V0 by Ra, Rb and VEV. The Ra and Rb are connected internally or externally by INTRS pin. And VEV called the voltage of electronic volume is determined by Eq. 2, where the parameter α is the value selected by instruction, "Set Reference Voltage Register", within the range 0 to 63. VREF voltage at Ta = 25°C is shown in table 14-1.

$$V0 = (1 + \frac{Rb}{Ra}) \times VEV [V] ----- (Eq. 1)$$

$$VEV = (1 - \frac{(63 - \alpha)}{162}) \times VREF [V] ----- (Eq. 2)$$

REF	Temp. coefficient	Vref [V]		
н	-0.05% / °C	2.1		
L	External input	VEXT		

SV5	SV4	SV3	SV2	SV1	SV0	Reference voltage parameter (a)	V0	Contrast
0	0	0	0	0	0	0	Minimum	Low
0	0	0	0	0	1	1		
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:
1	0	0	0	0	0	32 (default)	:	:
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:
1	1	1	1	1	0	62]	
1	1	1	1	1	1	63	Maximum	High






Figure 17. Internal Voltage Regulator Circuit



In Case of Using Internal Resistors, Ra and Rb. (INTRS = "H")

When INTRS pin is "H", resistor Ra is connected internally between VR pin and VSS, and Rb is connected between V0 and VR. We determine V0 by two instructions, "Regulator Resistor Select" and "Set Reference Voltage".

	3-bit data settings (R2 R1 R0)								
	000	001	010	011	100	101	110	111	
1+(Rb / Ra)	3.0	3.5	4.0	4.5	5.0	5.5	6.0	6.4	

Table 15. Internal Rb / Ra Ratio depending on 3-bit Data (R2 R1 R0)

The following figure shows V0 voltage measured by adjusting internal regulator resistor ratio (Rb / Ra) and 6-bit electronic volume registers for each temperature coefficient at Ta = $25 \degree$ C.




Figure 18. Electronic Volume Level



In Case of Using External Resistors, Ra and Rb. (INTRS = "L")

When INTRS pin is "L", it is necessary to connect external regulator resistor Ra between VR and VSS, and Rb between V0 and VR.

Example: For the following requirements

1. LCD driver voltage, V0 = 10V 2. 6-bit reference voltage register = (1, 0, 0, 0, 0, 0) 3. Maximum current flowing Ra, Rb = 1 uA From Eq. 1 $10 = (1 + \frac{Rb}{Ra}) \times VEV [V] ----- (Eq. 3)$ From Eq. 2 $VEV = (1 - \frac{(63 - 32)}{162}) \times 2.1 \cong 1.698 [V] ----- (Eq. 4)$ From requirement 3. $\frac{10}{Ra + Rb} = 1 [uA] ----- (Eq. 5)$

From equations Eq. 3, 4 and 5 Ra \cong 1.69 [M Ω] Rb \cong 8.31 [M Ω]

The following table shows the range of V0 depending on the above requirements.

	Electronic volume level						
	0		32		63		
V0	7.57		10.00		12.43		



Voltage Follower Circuits

VLCD voltage (V0) is resistively divided into four voltage levels (V1, V2, V3 and V4) and those output impedance are converted by the Voltage Follower for increasing drive capability. The following table shows the relationship between V1 to V4 level and each duty ratio.

Duty ratio	DUTY1	DUTY0	LCD bias	V1	V2	V3	V4
1/33 L	L	1/5	(4/5) x V0	(3/5) x V0	(2/5) x V0	(1/5) x V0	
		1/6	(5/6) x V0	(4/6) x V0	(2/6) x V0	(1/6) x V0	
1/49	L H	Ц	1/6	(5/6) x V0	(4/6) x V0	(2/6) x V0	(1/6) x V0
1/49			1/8	(7/8) x V0	(6/8) x V0	(2/8) x V0	(1/8) x V0
1/55	н	L	1/6	(5/6) x V0	(4/6) x V0	(2/6) x V0	(1/6) x V0
			1/8	(7/8) x V0	(6/8) x V0	(2/8) x V0	(1/8) x V0
1/65	Н	н	1/7	(6/7) x V0	(5/7) x V0	(2/7) x V0	(1/7) x V0
			1/9	(8/9) x V0	(7/9) x V0	(2/9) x V0	(1/9) x V0

Table 17. The Relationship between V1 to V4 Level and Duty Ratio

High Power Mode

The power supply circuit equipped in the S6B0724 for LCD drive has very low power consumption (in normal mode: HPMB = "H"). If use for LCD panels with large loads, this low-power power supply may cause display quality to degrade. When this occurs, setting the HPMB pin to "L" (high power mode) can improve the quality of the display. Moreover, if the quality of display is inadequate even after High Power mode has been set, then it is necessary to add a liquid crystal drive power supply externally (Vout or V0 or V1 / V2 / V3 / V4).



REFERENCE CIRCUIT EXAMPLES




Figure 19. When Using all Internal LCD Power Circuits (VCI = VDD, 4-time V/C: ON, V/R: ON, V/F: ON)




Figure 20. When Using some Internal LCD Power Circuits (VCI = VDD, V/C: OFF, V/R: ON, V/F: ON)






Figure 21. When Using some Internal LCD Power Circuits (VCI = VDD, V/C: OFF, V/R: OFF, V/F: ON)




Figure 22. When Not Using any Internal LCD Power Supply Circuits (VCI = VDD, V/C: OFF, V/R: OFF, V/F: OFF)

* C1 and C2 are determined by the size of the LCD being driven. Select a value that will stabilize the liquid crystal drive voltage.



RESET CIRCUIT

Setting RESETB to "L" or Reset instruction can initialize internal function. When RESETB becomes "L", following procedure is occurred.

Display ON / OFF: OFF Entire display ON / OFF: OFF (normal) ADC select: OFF (normal) Reverse display ON / OFF: OFF (normal) Power control register (VC, VR, VF) = (0, 0, 0)Serial interface internal register data clear LCD bias ratio: 1/9 (1/65 duty), 1/8 (1/55 duty), 1/8 (1/49 duty), 1/6 (1/33 duty) On-chip oscillator OFF Power save release Read-modify-write: OFF SHL select: OFF (normal) Static indicator mode: OFF Static indicator register: (S1, S0) = (0, 0)Display start line: 0 (first) Column address: 0 Page address: 0 Regulator resistor select register: (R2, R1, R0) = (1, 0, 0) Reference voltage set: OFF Reference voltage control register: (SV5, SV4, SV3, SV2, SV1, SV0) = (1, 0, 0, 0, 0, 0) Test mode release

When RESET instruction is issued, following procedure is occurred.

Read-modify-write: OFF Static indicator mode: OFF Static indicator register: (S1, S0) = (0, 0) SHL select: 0 Display start line: 0 (first) Column address: 0 Page address: 0 Regulator resistor select register: (R2, R1, R0) = (1, 0, 0) Reference voltage set: OFF Reference voltage control register: (SV5, SV4, SV3, SV2, SV1, SV0) = (1, 0, 0, 0, 0, 0) Test mode release

While RESETB is "L" or Reset instruction is executed, no instruction except read status could be accepted. Reset status appears at DB4. After DB4 becomes "L", any instruction can be accepted. RESETB must be connected to the reset pin of the MPU, and initialize the MPU and this LSI at the same time. The initialization by RESETB is essential before used.



INSTRUCTION DESCRIPTION

											×: Don't care
Instruction	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description
Display ON / OFF	0	0	1	0	1	0	1	1	1	DON	Turn on/off LCD panel When DON = 0: display OFF When DON = 1: display ON
Initial display line	0	0	0	1	ST5	ST4	ST3	ST2	ST1	ST0	Specify DDRAM line for COM0
Set page address	0	0	1	0	1	1	P3	P2	P1	P0	Set page address
Set column address MSB	0	0	0	0	0	1	Y7	Y6	Y5	Y4	Set column address MSB
Set column address LSB	0	0	0	0	0	0	Y3	Y2	Y1	Y0	Set column address LSB
Read status	0	1	BLSY	ADC	ONOFF	RESETB	0	0	0	0	Read the internal status
Write display data	1	0				Write	data				Write data into DDRAM
Read display data	1	1				Read	l data				Read data from DDRAM
ADC select	0	0	1	0	1	0	0	0	0	ADC	Select SEG output direction When ADC = 0: normal direction (SEG0 \rightarrow SEG131) When ADC = 1: reverse direction (SEG131 \rightarrow SEG0)
Reverse display ON / OFF	0	0	1	0	1	0	0	1	1	REV	Select normal / reverse display When REV = 0: normal display When REV = 1: reverse display
Entire display ON / OFF	0	0	1	0	1	0	0	1	0	EON	Select normal/entire display ON When EON = 0: normal display. When EON = 1: entire display ON
LCD bias select	0	0	1	0	1	0	0	0	1	BIAS	Select LCD bias
Set modify-read	0	0	1	1	1	0	0	0	0	0	Set modify-read mode
Reset modify-read	0	0	1	1	1	0	1	1	1	0	release modify-read mode
Reset	0	0	1	1	1	0	0	0	1	0	Initialize the internal functions
SHL select	0	0	1	1	0	0	SHL	×	×	×	Select COM output direction When SHL = 0: normal direction (COM0→COM63) When SHL = 1: reverse direction (COM63→COM0)
Power control	0	0	0	0	1	0	1	VC	VR	VF	Control power circuit operation
Regulator resistor select	0	0	0	0	1	0	0	R2	R1	R0	Select internal resistance ratio of the regulator resistor
Set reference voltage mode	0	0	1	0	0	0	0	0	0	1	Set reference voltage mode
Set reference voltage register	0	0	×	×	SV5	SV4	SV3	SV2	SV1	SV0	Set reference voltage register
Set static indicator mode	0	0	1	0	1	0	1	1	0	SM	Set static indicator mode
Set static indicator register	0	0	×	×	×	×	×	×	S1	S0	Set static indicator register
Power save	-	-	-	-	-	-	-	-	-	-	Compound Instruction of display OFF and entire display ON

Table 18. Instruction Table



			lable	10. 11	Siruci			Jonum	ueu)		
											×: Don't care
Instruction	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description
NOP	0	0	1	1	1	0	0	0	1	1	Non-Operation command
Test Instruction_1	0	0	1	1	1	1	×	×	×	×	Don' t use this instruction
Test Instruction_2	0	0	1	0	0	1	×	×	×	×	Don' t use this instruction

Table 18. Instruction Table (Continued)



Display ON / OFF

Turns the Display ON or OFF

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	1	1	1	DON

DON = 1: display ON

DON = 0: display OFF

Initial Display Line

Sets the line address of display RAM to determine the Initial Display Line. The RAM display data is displayed at the top row (COM0 when SHL = L, COM63 when SHL = H) of LCD panel.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	ST5	ST4	ST3	ST2	ST1	ST0

ST5	ST4	ST3	ST2	ST1	ST0	Line address
0	0	0	0	0	0	0
0	0	0	0	0	1	1
:	:	:	:	:	:	:
1	1	1	1	1	0	62
1	1	1	1	1	1	63

Set Page Address

Sets the Page Address of display data RAM from the microprocessor into the Page Address register. Any RAM data bit can be accessed when its Page Address and column address are specified. Along with the column address, the Page Address defines the address of the display RAM to write or read display data. Changing the Page Address doesn't effect to the display status.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	1	P3	P2	P1	P0

P3	P2	P1	P0	Page
0	0	0	0	0
0	0	0	1	1
:	:	:	:	:
0	1	1	1	7
1	0	0	0	8



Set Column Address

Sets the Column Address of display RAM from the microprocessor into the Column Address register. Along with the Column Address, the Column Address defines the address of the display RAM to write or read display data. When the microprocessor reads or writes display data to or from display RAM, Column Addresses are automatically increased.

Set Column Address MSB

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	Y7	Y6	Y5	Y4

Set Column Address LSB

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	Y3	Y2	Y1	Y0

Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0	Column address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
:	:	:	:	:	:	:	:	:
1	0	0	0	0	0	1	0	130
1	0	0	0	0	0	1	1	131

Read Status

Indicates the internal status of the S6B0724

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BUSY	ADC	ON/OFF	RESETB	0	0	0	0

Flag	Description
BUSY	The device is busy when internal operation or reset. Any instruction is rejected until BUSY goes Low. 0: chip is active, 1: chip is being busy.
ADC	Indicates the relationship between RAM column address and segment driver 0: reverse direction (SEG131 \rightarrow SEG0), 1: normal direction (SEG0 \rightarrow SEG131)
ON / OFF	Indicates display ON / OFF status 0: display ON, 1: display OFF
RESETB	Indicates the initialization is in progress by RESETB signal 0: chip is active, 1: chip is being reset

Write Display Data

8-bit data of display data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is increased by 1 automatically so that the microprocessor can continuously write data to the addressed page.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0				Write	e data			




Figure 23. Sequence for Writing Display Data

Figure 24. Sequence for Reading Display Data

Data Read Display Data

8-bit data from display data RAM specified by the column address and page address can be read by this instruction. As the column address is increased by 1 automatically after each this instruction, the microprocessor can continuously read data from the addressed page. A dummy read is required after loading an address into the column address register. Display data cannot be read through the serial interface.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1				Read	data			



S6B0724

ADC Select (Segment Driver Direction Select)

Changes the relationship between RAM column address and segment driver. The direction of segment driver output pins can be reversed by software. This makes IC layout flexible in LCD module assembly.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	0	0	0	ADC

ADC = 0: normal direction (SEG0 \rightarrow SEG131)

ADC = 1: reverse direction (SEG131 \rightarrow SEG0)

Reverse Display ON / OFF

Reverses the display status on LCD panel without rewriting the contents of the display data RAM.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	0	1	1	REV

REV	RAM bit data = "1"	RAM bit data = "0"
0 (normal)	LCD pixel is illuminated	LCD pixel is not illuminated
1 (reverse)	LCD pixel is not illuminated	LCD pixel is illuminated

Entire Display ON / OFF

Forces the whole LCD points to be turned on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held. This instruction has priority over the reverse display ON / OFF instruction.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	0	1	0	EON

EON = 0: normal display

EON = 1: entire display ON

Select LCD Bias

Selects LCD bias ratio of the voltage required for driving the LCD.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	0	0	1	Bias

Duty		DUTY0	LCD	bias
Duty ratio	DUTY1	DUITU	Bias = 0	Bias = 1
1/33	0	0	1/6	1/5
1/49	0	1	1/8	1/6
1/55	1	0	1/8	1/6
1/65	1	1	1/9	1/7



Set Modify-Read

This instruction stops the automatic increment of the column address by the read display data instruction, but the column address is still increased by the write display data instruction. And it reduces the load of microprocessor when the data of a specific area is repeatedly changed during cursor blinking or others. This mode is canceled by the reset Modify-read instruction.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	0	0	0	0	0

Reset Modify-Read

This instruction cancels the Modify-read mode, and makes the column address return to its initial value just before the set Modify-read instruction is started.

ſ	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	1	1	1	0	1	1	1	0




Figure 25. Sequence for Cursor Display



Reset

This instruction resets initial display line, column address, page address, and common output status select to their initial status, but dose not affect the contents of display data RAM. This instruction cannot initialize the LCD power supply, which is initialized by the RESETB pin.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	0	0	0	1	0

SHL Select (Common Output Mode Select)

COM output scanning direction is selected by this instruction which determines the LCD driver output status.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	0	0	SHL	×	×	×

 \times : Don' t care

SHL = 0: normal direction (COM0 \rightarrow COM63)

SHL = 1: reverse direction (COM63 \rightarrow COM0)

Power Control

Selects one of eight power circuit functions by using 3-bit register. An external power supply and part of internal power supply functions can be used simultaneously.

ſ	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	0	0	1	0	1	VC	VR	VF

VC	VR	VF	Status of internal power supply circuits
0 1			Internal voltage converter circuit is OFF Internal voltage converter circuit is ON
	0 1		Internal voltage regulator circuit is OFF Internal voltage regulator circuit is ON
		0 1	Internal voltage follower circuit is OFF Internal voltage follower circuit is ON



Regulator Resistor Select

Selects resistance ratio of the internal resistor used in the internal voltage regulator. See voltage regulator section in power supply circuit. Refer to the table 15.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	0	0	R2	R1	R0

R2	R1	R0	(1 + Rb / Ra) ratio
0	0	0	3.0
0	0	1	3.5
0	1	0	4.0
0	1	1	4.5
1	0	0	5.0 (default)
1	0	1	5.5
1	1	0	6.0
1	1	1	6.4

Reference Voltage Select

Consists of 2-byte instruction. The 1st instruction sets reference voltage mode, the 2nd one updates the contents of reference voltage register. After second instruction, reference voltage mode is released.

The 1 st Instruction:	Set Reference	Voltage Sel	lect Mode
The Financion.	Oet Kelelence	vonage oe	

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	0	0	0	0	0	1

The 2nd Instruction: Set Reference Voltage Register

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	×	×	SV5	SV4	SV3	SV2	SV1	SV0	

SV5	SV4	SV3	SV2	SV1	SV0	Reference voltage parameter (a)	V0	Contrast
0	0	0	0	0	0	0	Minimum	Low
0	0	0	0	0	1	1		
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:
1	0	0	0	0	0	32 (default)	:	:
:	:	:	•	•	:	:	:	:
:	:	:	:	:	:	:	:	:
1	1	1	1	1	0	62		
1	1	1	1	1	1	63	Maximum	High






Figure 26. Sequence for Setting the Reference Voltage

Set Static Indicator State

Consists of two bytes instruction. The first byte instruction (set Static Indicator mode) enables the second byte instruction (set Static Indicator register) to be valid. The first byte sets the Static Indicator ON / OFF. When it is ON, the second byte updates the contents of Static Indicator register without issuing any other instruction and this Static Indicator state is released after setting the data of indicator register.

The 1st Instruction: Set Static Indicator Mode (ON / OFF)

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	1	1	0	SM
SM = 0: sta	atic indicate	or OFF							

SM = 1: static indicator ON

The 2nd Instruction: Set Static Indicator Register

-				- J					
RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	×	×	×	×	×	×	S1	S0

S1	S0	Status of static indicator output
0	0	OFF
0	1	ON (about 1 second blinking)
1	0	ON (about 0.5 second blinking)
1	1	ON (always ON)

NOP

Non Operation Instruction

ſ	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	1	1	1	0	0	0	1	1

Test Instruction (Test Instruction_1 & Test Instruction_2)

These are the instruction for IC chip testing. Please do not use it. If the Test Instruction is used by accident, it can be cleared by applying "0" signal to the RESETB input pin or the reset instruction.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	1	×	×	×	×
0	0	1	0	0	1	×	×	×	×



Power Save (Compound Instruction)

If the entire display ON / OFF instruction is issued during the display OFF state, S6B0724 enters the Power Save status to reduce the power consumption to the static power consumption value. According to the status of static indicator mode, Power Save is entered to one mode of sleep and standby mode. When Static Indicator mode is ON, standby mode is issued. When OFF, sleep mode is issued. Power Save mode is released by the entire display OFF instruction.




Figure 27. Power Save (Compound Instruction)

Sleep Mode

This stops all operations in the LCD display system, and as long as there are no access from the MPU, the consumption current is reduced to a value near the static current. The internal modes during sleep mode are as follows:

- a. The oscillator circuit and the LCD power supply circuit are halted.
- b. All liquid crystal drive circuits are halted, and the segment in common drive outputs output a VSS level.
- Standby Mode

The duty LCD display system operations are halted and only the static drive system for the indicator continues to operate, providing the minimum required consumption current for the static drive. The internal modes are in the following states during standby mode.

- a. The LCD power supply circuits are halted. The oscillator circuit continues to operate.
- b. The duty drive system liquid crystal drive circuits are halted and the segment and common driver outputs a VSS level. The static drive system does not operate.
 - When a reset command is performed while in standby mode, the system enters sleep mode.



Referential Instruction Setup Flow (1)




Figure 28. Initializing with the Built-in Power Supply Circuits



Referential Instruction Setup Flow (2)




Figure 29. Initializing without the Built-in Power Supply Circuits



Referential Instruction Setup Flow (3)





Figure 30. Data Displaying





Referential Instruction Setup Flow (4)

Figure 31. Power OFF



S6B0724

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Supply voltage range	VDD	- 0.3 to +7.0	V
Supply voltage range	VLCD	- 0.3 to +17.0	V
Input voltage range	VIN	- 0.3 to VDD + 0.3	V
Operating temperature range	TOPR	- 40 to +85	°C
Storage temperature range	TSTR	- 55 to +125	°C

Table 19. Absolute Maximum Ratings

NOTES:

1. VDD and VLCD are based on VSS = 0V.

2. Voltages $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge VSS$ must always be satisfied.(VLCD = V0 - VSS) 3. If supply voltage exceeds its absolute maximum range, this LSI may be damaged permanently.

It is desirable to use this LSI under electrical characteristic conditions during general operation. Otherwise, this LSI may malfunction or reduced LSI reliability may result.



DC CHARACTERISTICS

					(Vs	s= 0V, Vi	DD = 2.4 to	5.5V, Ta	= -40 to 85°C	
ltem		Symbol	Cond	dition	Min.	Тур.	Max.	Unit	Pin used	
Operating vol	tage (1)	Vdd	Select by p	roduct	2.4	-	3.6	V	VDD *1	
Operating von	lage (1)	VDD	code		2.4	-	5.5	v		
Operating vol	tage (2)	V0			4.5	-	15.0	V	V0 *2	
Input voltage	Input voltage Low				0.8VDD	-	VDD	V	*3	
input voltage	Low	VL			Vss	-	0.2VDD	v	5	
Output	High	Vон	IOH = -	0.5mA	0.8V DD	-	VDD	V	*4	
voltage Low		Vol	IOL =	0.5mA	Vss	-	0.2VDD	v	4	
Input leakage current			= 3.0V D or VSS	- 1.0	-	+ 1.0	μA	*5		
Output leakage	Output leakage current IOZ		VIN = VDD or VSS		- 3.0	-	+ 3.0	μA	*6	
LCD driver ON resistance		Ron	Ta = 25°C, V0 = 8V		-	2.0	3.0	kΩ	SEGn COMn *7	
Oscillator	Internal	fOSC	VDD = 3.0V		32.7	43.6	54.5		CL *8	
frequency	External	fCL		25°C io = 1/65	4.09	5.45	6.81	kHz	CL 8	
			× 2		2.4	-	5.5			
Voltage con	verter	VCI	×	3	2.4	-	5.0	v		
input volta	age	VCI	×	4	2.4	-	3.75	V	VCI	
			×	5	2.4	-	3.0			
Voltage converter output voltage Voltage regulator operating voltage		VOUT	voltage c	/ ×4 / ×5 onversion oad)	95	99	-	%	VOUT	
		VOUT			6.0	-	16.0	V	VOUT	
Voltage foll operating vo		V0			4.5	-	15.0	V	V0 *9	
Reference v	oltage	VREF	VDD=3.0V Ta=25°C	- 0.05%/°C	2.04	2.1	2.16	V	*10	

Table 20. DC Characteristics



							(Ta = 25°C)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Pin used
Dynamic current consumption (1)	IDD1	VDD = 3.0V V0 – VSS = 11.0V 1/65 duty ratio Display pattern OFF	-	15	23	μΑ	*11

Dynamic Current Consumption (1) when the Built-in Power Circuit is OFF (At Operate Mode)

Dynamic Current Consumption (2) when the Built-in Power Circuit is ON (At Operate Mode)

			-				(Ta = 25°C)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Pin used
Dynamic current	IDD2	VDD = 3.0V, (VCI = VDD, 4 times boosting) V0 - VSS = 11.0V, 1/65 duty ratio, Display pattern OFF, Normal power mode	-	40	60	μΑ	*12
consumption (2)		VDD = 3.0V, (VCI = VDD, 4 times boosting) V0 - VSS = 11.0V, 1/65 duty ratio, Display pattern checker, Normal power mode	-	150	200	μΑ	*12

Current Consumption during Power Save Mode

· ·	•						(Ta = 25°C)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Pin used
Sleep mode current	IDDS1	VDD = 3.0V During sleep	-	-	2.0	μΑ	
Standby mode current	IDDS2	VDD = 3.0V During standby	-	-	10.0	μA	



	e 21. The Kelationship between	. ,	
Duty ratio	Item	fCL	fM
	On-chip oscillator circuit is	fosc	fosc
1/65	used	8	$2 \times 8 \times 65$
1/65	On-chip oscillator circuit is not used	External input (fCL)	fCL
	not used		2 × 65
	On-chip oscillator circuit is	fosc	fosc
1/55	used	9	$2 \times 9 \times 55$
1/55	On-chip oscillator circuit is	External input (fCL)	fCL
	not used		2 × 55
	On-chip oscillator circuit is	fosc	fosc
1/49	used	10	$2 \times 10 \times 49$
1/49	On-chip oscillator circuit is		fCL
	not used	External input (fCL)	2 × 49
	On-chip oscillator circuit is	fosc	fosc
1/33	used	15	$2 \times 15 \times 33$
	On-chip oscillator circuit is	Enternal instat (for)	fCL
	not used	External input (fCL)	2 × 33

Table 21. The Relationship between Oscillation Frequency and Frame Frequency

(fOSC: oscillation frequency, fCL: display clock frequency, fFR: LCD AC signal frequency)

[* Remark Solves]

*1. Though the wide range of operating voltages is guaranteed, a spike voltage change may affect the voltage assurance during access from the MPU.

*2. In case of external power supply is applied.

*3. CS1B, CS2, RS, DB0 to DB7, E_RDB, RW_WRB, RESETB, MS, C68, PS, INTRS, HPMB, CLS, CL, M, FR, DISP pins.

*4. DB0 to DB7, M, FR, DISP, CL pins.

*5. CS1B, CS2, RS, DB[7:0], E_RDB, RW_WRB, RESETB, MS, C68, PS, INTRS, HPMB, CLS, CL, M, FR, DISP pins.

*6. Applies when the DB[7:0], M, FR, DISP, and CL pins are in high impedance.

*7. Resistance value when \pm 0.1[mA] is applied during the ON status of the output pin SEGn or COMn. RON= $\Delta V / 0.1 [k\Omega] (\Delta V: voltage change when <math>\pm$ 0.1[mA] is applied in the ON status.)

*8. See table 21 for the relationship between oscillation frequency and frame frequency.

*9. The voltage regulator circuit adjusts V0 within the voltage follower operating voltage range

*10. On-chip reference voltage source of the voltage regulator circuit to adjust V0.

*11,12. Applies to the case where the on-chip oscillation circuit is used and no access is made from the MPU. The current consumption, when the built-in power supply circuit is ON or OFF.

The current flowing through voltage regulation resistors (Ra and Rb) is not included.

It does not include the current of the LCD panel capacity, wiring capacity, etc.



AC CHARACTERISTICS

Read / Write Characteristics (8080-series MPU)




Figure 32. Read / Write Characteristics (8080-series MPU)



							5 3.6V, Ta	$= -40 \text{ to } +85^{\circ}\text{C}$
ltem		Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Address setup Address hold		RS	tAS80 tAH80	0 0	-	-	ns	
System cycle	time	/WR, /RD	tCY80	300	-	-	ns	
Enable Pulse	Read	/RD	tPWL80 (R)	120	-	-	ns	
Low width	Write	/WR	tPWL80 (W)	60	-	-	ns	
Enable Pulse	Read	/RD	tPWH80 (R)	60	-	-	ns	
High width	Write	/WR	tPWH80 (W)	60	-	-	ns	
Data setup ti	me	DB7	tDS80	40			00	
Data hold time Read access time		To	tDH80	15	-	-	ns	
		DB0	tACC80	-		140	ns	CL = 100 pF
Output disable	time	200	tOD80	10	-	100	110	0L = 100 pi

(VDD = 2.4 to 3.6V, Ta = -40 to +85°C)


 $(VDD = 4.5 \text{ to } 5.5 \text{V}, \text{ Ta} = -40 \text{ to } +85^{\circ} \text{C})$

ltem		Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Address setup time Address hold time		RS	tAS80 tAH80	0 0	-	-	ns	
System cycle	time	/WR, /RD	tCY80	166	-	-	ns	
Enable Pulse	Read	/RD	tPWL80 (R)	70	-	-	ns	
Low width	Write	/WR	tPWL80 (W)	30	-	-	ns	
Enable Pulse	Read	/RD	tPWH80 (R)	30	-	-	ns	
High width	Write	/WR	tPWH80 (W)	30	-	-	ns	
Data setup time Data hold time		DB7 To	tDS80 tDH80	30 10	-	-	ns	
	Read access time Output disable time		tACC80 tOD80	- 5	-	70 50	ns	CL = 100 pF

Note: The input signal rising time and falling time (tr, tf) is specified at 15ns or less.

Or (tr + tf) < (tCY80 - tPWL80 (W) - tPWH80 (W)) for write, (tr + tf) < (tCY80 - tPWL80 (R) - tPWH80 (R)) for read.





Read / Write Characteristics (6800-series Microprocessor)

Figure 33. Read / Write Characteristics (6800-series Microprocessor)



Item	Item Address setup time Address hold time		Symbol	Min.	Тур.	Max.	Unit	Remark
•			tAS68 tAH68	0 0	-	-	ns	
System cycle	time	E	tCY68	300	-	-	ns	
Enable Pulse			tPWH68 (R)	120			ns	
High Width	Write	E	tPWH68(W)	60			115	
Enable Pulse	Read	E	tPWL68 (R)	60			ns	
Low Width	Write		tPWL68 (W)	60			115	
Data setup time Data hold time Access time Output disable time		DB7 To	tDS68 tDH68	40 15	-	-	ns	
		DB0	tACC68 tOD68	- 10	-	140 100	ns	CL = 100 pF


 $(VDD = 2.4 \text{ to } 3.6\text{V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$

 $(VDD = 4.5 \text{ to } 5.5\text{V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$

Item		Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Address setup Address hold		RS,RW	tAS68 tAH68	0 0	-	-	ns	
System cycle	time	E	tCY68	166	-	-	ns	
Enable Pulse	Read	E	tPWH68(R)	70			ns	
High Width	Write	E	tPWH68(W)	30			115	
Enable Pulse	Read	Е	tPWL68 (R)	30			20	
Low Width	Write		tPWL68 (W)	30			ns	
Data setup time Data hold time Access time Output disable time		DB7	tDS68 tDH68	30 10	-	-	ns	
		To DB0	tACC68 tOD68	- 10	-	70 50	ns	CL = 100 pF

Note: 1. The input signal rising time and falling time (tr, tf) is specified at 15ns or less. Or (tr + tf) < (tCY68 - tPWL68 (W) - tPWH68 (W)) for write, (tr + tf) < (tCY68 - tPWL68 (R) - tPWH68 (R)) for read.





Serial Interface Characteristics

Figure 34. Serial Interface Characteristics

					(VDD =	2.4 to 3.6	V, Ta = -40 to +85°C)
Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Serial clock cycle SCLK high pulse width	h pulse width	tCYS tWHS	250 100	-	-	ns	
SCLK low pulse width		tWLS	100	-	-		
Address setup time Address hold time	RS	tASS tAHS	150 150	-	-	ns	
Data setup time Data hold time	DB7 (SID)	tDSS tDHS	100 100	-	-	ns	
CS1B setup time CS1B hold time	CS1B	tCSS tCHS	150 150	-	-	ns	

 $(VDD = 4.5 \text{ to } 5.5 \text{V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$

Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Serial clock cycle SCLK high pulse width SCLK low pulse width	DB6 (SCLK)	tCYS tWHS tWLS	200 75 75	- -	- -	ns	
Address setup time Address hold time	RS	tASS tAHS	50 100	- -		ns	
Data setup time Data hold time	DB7 (SID)	tDSS tDHS	50 50	-	- -	ns	
CS1B setup time CS1B hold time	CS1B	tCSS tCHS	100 100	- -	-	ns	



Reset Input Timing




Figure 35. Reset Input Timing

Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Reset low pulse width	RESETB	trw	1.0	-	-	μs	
Reset time	-	tr	-	-	1.0	μs	

 $(VDD = 4.5 \text{ to } 5.5 \text{V}, \text{ Ta} = -40 \text{ to } +85^{\circ} \text{C})$

Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Reset low pulse width	RESETB	trw	0.5	-	-	μs	
Reset time	-	tr	-	-	0.5	μs	



Display Control Output Timing



Figure	36.	Display	Control	Output	Timing

 $(VDD = 2.4 \text{ to } 3.6\text{V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$

Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
FR delay time	FR	tDFR	-	20	80	ns	CL = 50 pF

(VDD = 4.5 to 5.5V, Ta = -40 to +85°C)

ltem	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
FR delay time	FR	tDFR	-	10	40	ns	CL = 50 pF



REFERENCE APPLICATIONS

MICROPROCESSOR INTERFACE

	CS1B	→ CS1B
	CS2	CS2
	RS	
6800-series	E	
MPU	RW	
	DB0 to DB7	DB0 to DB7
	RESETB	
	Vdd	─► RESETB ─► C68
	Vdd	→ PS

In Case of Interfacing with 6800-series (PS = "H", C68 = "H")

Figure 37. Interfacing with 6800-series (PS = "H", C68 = "H")

In Case of Interfacing with 8080-series (PS = "H", C68 = "L")

	CS1B	
	CS2	
	RS	
8080-series	RDB	RS S6B0724
MPU	WRB	
	DB0 to DB7	
	RESETB	DB0 to DB7
	Vss	
		C68
	VDD	─► PS

Figure 38. Interfacing with 8080-series (PS = "H", C68 = "L")

In Case of Serial Interface (PS = "L", C68 = "H or L")




Figure 39. Serial Interface (PS = "L", C68 = "H or L")



CONNECTIONS BETWEEN S6B0724 AND LCD PANEL

Single Chip Structure (1/65 Duty Configurations)




Figure 40. SHL = 1, ADC = 0

Figure 41. SHL = 1, ADC = 1





Figure 42. SHL = 0, ADC = 0

Figure 43. SHL = 0, ADC = 1





Single Chip Structure (1/55 Duty Configurations)



Figure 45. SHL = 1, ADC = 1





Figure 46. SHL = 0, ADC = 0

Figure 47. SHL = 0, ADC = 1





Single Chip Structure (1/49 Duty Configurations)



Figure 49. SHL = 1, ADC = 1





Figure 50. SHL = 0, ADC = 0

Figure 51. SHL = 0, ADC = 1





Single Chip Structure (1/33 Duty Configurations)



Figure 53. SHL = 1, ADC = 1




Figure 54. SHL = 0, ADC = 0

Figure 55. SHL = 0, ADC = 1



Multiple Chip Structure

- 65COM (64COM + 1COMS) 264SEG (132SEG 2)





Figure 56. SHL = 1, ADC = 1


- Connect the following pins of two chips each other:
 - Display clock pins: CL, M
 - Display control pin: DISP
 - LCD power pins: V0, V1, V2, V3, V4





- Connect the following pins of two chips each other:
 - Display clock pins: CL, M
 - Display control pin: DISP
 - LCD power pins: V0, V1, V2, V3, V4





- 130COM (128COM + 2COMS) ~ 132SEG

Figure 58. 130COM (128COM + 2COMS) ⁻⁻ 132SEG

- Connect the following pins of two chips each other
 - Display clock pins: CL, M
 - Display control pin: DISP
 - LCD power pins: V0, V1, V2, V3, V4
- Common / Segment output direction select
 - Master chip: SHL = 0, ADC = 0
 - Slave chip: SHL = 1, ADC = 1



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.