

DDR SDRAM SODIMM

MT4VDDT864H – 64MB¹

MT4VDDT1664H – 128MB


MT4VDDT3264H – 256MB

For component data sheets, refer to Micron's Web site: www.micron.com

Features

- 200-pin, small-outline, dual in-line memory module (SODIMM)
- Fast data transfer rates: PC2100, PC2700, or PC3200
- 64MB (8 Meg x 64), 128MB (16 Meg x 64), or 256MB (32 Meg x 64)
- VDD = VDDQ = +2.5V (-40B: VDD = VDDQ = +2.6V)
- VDDSPD = +2.3V to +3.6V
- 2.5V I/O (SSTL_2 compatible)
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/received with data—i.e., source-synchronous data capture
- Differential clock inputs (CK and CK#)
- Multiple internal device banks for concurrent operation
- Selectable burst lengths: 2, 4, or 8
- Auto precharge option
- Auto refresh and self refresh modes: 15.625µs (64MB); 7.8125µs (128MB, 256MB) maximum average periodic refresh interval
- Serial presence-detect (SPD) with EEPROM
- Selectable CAS READ latency (CL) for maximum compatibility
- Gold edge contacts

Figure 1: 200-Pin SODIMM (MO-224)



Options

- Operating temperature²
 - Commercial (0°C ≤ T_A ≤ +70°C) None
 - Industrial (-40°C ≤ T_A ≤ +85°C) I
- Package
 - 200-pin DIMM (standard) G
 - 200-pin DIMM (Pb-free) Y
- Memory clock, speed, CAS latency
 - 5ns (200 MHz), 400 MT/s, CL = 3 -40B
 - 6ns (167 MHz), 333 MT/s, CL = 2.5 -335
 - 7.5ns (133 MHz), 266 MT/s, CL = 2³ -262
 - 7.5ns (133 MHz), 266 MT/s, CL = 2³ -26A
 - 7.5ns (133 MHz), 266 MT/s, CL = 2.5³ -265
- PCB height
 - 31.75mm (1.25in)

Marking

Notes: 1. End of life.

2. Contact Micron for industrial temperature module offerings.

3. Not recommended for new designs.

Table 1: Key Timing Parameters

Speed Grade	Industry Nomenclature	Data Rate (MT/s)			t _{RCD} (ns)	t _{RP} (ns)	t _{RC} (ns)
		CL = 3	CL = 2.5	CL = 2			
-40B	PC3200	400	333	266	15	15	55
-335	PC2700	–	333	266	15	15	60
-262	PC2100	–	266	266	15	15	60
-26A	PC2100	–	266	266	20	20	65
-265	PC2100	–	266	200	20	20	65

Table 2: Addressing

Parameter	64MB	128MB	256MB
Refresh count	4K	8K	8K
Row address	4K (A0–A11)	8K (A0–A12)	8K (A0–A12)
Device bank address	4 (BA0, BA1)	4 (BA0, BA1)	4 (BA0, BA1)
Device configuration	128Mb (8 Meg x 16)	256Mb (16 Meg x 16)	512Mb (32 Meg x 16)
Column address	512 (A0–A8)	512 (A0–A8)	1K (A0–A9)
Module rank address	1 (S0#)	1 (S0#)	1 (S0#)

Table 3: Part Numbers and Timing Parameters

 Base device: MT46V8M16,¹ 128Mb DDR SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Latency (CL- ^t RCD- ^t RP)
MT4VDDT864HG-335__	64MB	8 Meg x 64	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT4VDDT864HY-335__	64MB	8 Meg x 64	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT4VDDT864HG-265__	64MB	8 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT4VDDT864HY-265__	64MB	8 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3

Table 4: Part Numbers and Timing Parameters

 Base device: MT46V16M16,¹ 256Mb DDR SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Latency (CL- ^t RCD- ^t RP)
MT4VDDT1664HG-40B__	128MB	16 Meg x 64	3.2 GB/s	5ns/400 MT/s	3-3-3
MT4VDDT1664HY-40B__	128MB	16 Meg x 64	3.2 GB/s	5ns/400 MT/s	3-3-3
MT4VDDT1664HG-335__	128MB	16 Meg x 64	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT4VDDT1664HY-335__	128MB	16 Meg x 64	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT4VDDT1664HG-262__	128MB	16 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT4VDDT1664HY-262__	128MB	16 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT4VDDT1664HG-26A__	128MB	16 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT4VDDT1664HY-26A__	128MB	16 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT4VDDT1664HG-265__	128MB	16 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT4VDDT1664HY-265__	128MB	16 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3



64MB, 128MB, 256MB (x64, SR) 200-Pin DDR SDRAM SODIMM Pin Assignments and Descriptions

Table 5: Part Numbers and Timing Parameters

Base device: MT46V32M16,¹ 512Mb DDR SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/Data Rate	Clock Latency (CL ^{-t} RCD ^{-t} RP)
MT4VDDT3264HG-40B__	256MB	32 Meg x 64	3.2 GB/s	5ns/400 MT/s	3-3-3
MT4VDDT3264HY-40B__	256MB	32 Meg x 64	3.2 GB/s	5ns/400 MT/s	3-3-3
MT4VDDT3264HG-335__	256MB	32 Meg x 64	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT4VDDT3264HY-335__	256MB	32 Meg x 64	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT4VDDT3264HG-262__	256MB	32 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT4VDDT3264HY-262__	256MB	32 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT4VDDT3264HG-26A__	256MB	32 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT4VDDT3264HY-26A__	256MB	32 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT4VDDT3264HG-265__	256MB	32 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT4VDDT3264HY-265__	256MB	32 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3

- Notes: 1. Data sheets for the base devices can be found on Micron's Web site.
2. All part numbers end with a two-place code (not shown) designating component and PCB revisions. Consult factory for current revision codes. Example: MT4VDDT1664HY-335F2.

Pin Assignments and Descriptions

Table 6: Pin Assignments


200-Pin SODIMM Front								200-Pin SODIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VREF	51	Vss	101	A9	151	DQ42	2	VREF	52	Vss	102	A8	152	DQ46
3	Vss	53	DQ19	103	Vss	153	DQ43	4	Vss	54	DQ23	104	Vss	154	DQ47
5	DQ0	55	DQ24	105	A7	155	VDD	6	DQ4	56	DQ28	106	A6	156	VDD
7	DQ1	57	VDD	107	A5	157	VDD	8	DQ5	58	VDD	108	A4	158	CK1#
9	VDD	59	DQ25	109	A3	159	Vss	10	VDD	60	DQ29	110	A2	160	CK1
11	DQ50	61	DQ53	111	A1	161	Vss	12	DM0	62	DM3	112	A0	162	Vss
13	DQ2	63	Vss	113	VDD	163	DQ48	14	DQ6	64	Vss	114	VDD	164	DQ52
15	Vss	65	DQ26	115	A10	165	DQ49	16	Vss	66	DQ30	116	BA1	166	DQ53
17	DQ3	67	DQ27	117	BA0	167	VDD	18	DQ7	68	DQ31	118	RAS#	168	VDD
19	DQ8	69	VDD	119	WE#	169	DQ56	20	DQ12	70	VDD	120	CAS#	170	DM6
21	VDD	71	DNU	121	S0#	171	DQ50	22	VDD	72	DNU	122	NC	172	DQ54
23	DQ9	73	DNU	123	NC	173	Vss	24	DQ13	74	DNU	124	NC	174	Vss
25	DQ51	75	Vss	125	Vss	175	DQ51	26	DM1	76	Vss	126	Vss	176	DQ55
27	Vss	77	DNU	127	DQ32	177	DQ56	28	Vss	78	DNU	128	DQ36	178	DQ60
29	DQ10	79	DNU	129	DQ33	179	VDD	30	DQ14	80	DNU	130	DQ37	180	VDD
31	DQ11	81	VDD	131	VDD	181	DQ57	32	DQ15	82	VDD	132	VDD	182	DQ61
33	VDD	83	DNU	133	DQ54	183	DQ57	34	VDD	84	DNU	134	DM4	184	DM7
35	CK0	85	NC	135	DQ34	185	Vss	36	VDD	86	NC	136	DQ38	186	Vss
37	CK0#	87	Vss	137	Vss	187	DQ58	38	Vss	88	Vss	138	Vss	188	DQ62
39	Vss	89	DNU	139	DQ35	189	DQ59	40	Vss	90	Vss	140	DQ39	190	DQ63
41	DQ16	91	DNU	141	DQ40	191	VDD	42	DQ20	92	VDD	142	DQ44	192	VDD
43	DQ17	93	VDD	143	VDD	193	SDA	44	DQ21	94	VDD	144	VDD	194	SA0
45	VDD	95	NC	145	DQ41	195	SCL	46	VDD	96	CKE0	146	DQ45	196	SA1
47	DQ52	97	NC	147	DQ55	197	VDDSPD	48	DM2	98	NC	148	DM5	198	SA2
49	DQ18	99 ¹	NC/A12	149	Vss	199	NC	50	DQ22	100	A11	150	Vss	200	NC

- Notes: 1. Pin 99 is NC for 64MB, A12 for 128MB and 256MB.

Table 7: Pin Descriptions

Symbol	Type	Description
WE#, CAS#, RAS#	Input	Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
CK0, CK0#, CK1, CK1#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK, and negative edge of CK#. Output data (DQ and DQS) is referenced to the crossings of CK and CK#.
CKE0	Input	Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers, and output drivers.
S0#	Input	Chip selects: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# is considered part of the command code.
BA0, BA1	Input	Bank address: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
A0–A11 (64MB) A0–A12 (128MB, 256MB)	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
DM0–DM7	Input	Data write mask: DM LOW allows WRITE operation. DM HIGH blocks WRITE operation. DM lines do not affect READ operation.
SCL	Input	Serial clock for presence-detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
SA0–SA2	Input	Presence-detect address inputs: These pins are used to configure the presence-detect device.
DQS0–DQS7	I/O	Data strobe: Output with READ data, input with WRITE data. DQS is edge-aligned with READ data, center-aligned in WRITE data. Used to capture data.
DQ0–DQ63	I/O	Data I/Os: Data bus.
SDA	I/O	Serial presence-detect data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
VREF	Supply	SSTL_2 reference voltage.
VDD	Supply	Power supply: +2.5V ±0.2V; (-40B: +2.6V ±0.1V)
VSS	Supply	Ground.
VDDSPD	Supply	Serial EEPROM positive power supply: +2.3V to +3.6V.
DNU	—	Do not use: These pins are not connected on these modules, but are assigned pins on other modules in this product family.
NC	—	No connect: These pins should be left unconnected.

Figure 2: Functional Block Diagram



General Description

The MT4VDDT864H, MT4VDDT1664H, and MT4VDDT1664H are high-speed CMOS, dynamic random-access, 64MB, 128MB, and 256MB memory modules organized in a x64 configuration. DDR SDRAM modules use internally configured 4-bank DDR SDRAM devices.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a $2n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for DDR SDRAM modules effectively consists of a single $2n$ -bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n -bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from differential clock inputs (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Serial Presence-Detect Operation

DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes are programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard I²C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to Vss on the module, permanently disabling hardware write protect.

Electrical Specifications

Stresses greater than those listed in Table 8 may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions above those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 8: Absolute Maximum DC Ratings

Symbol	Parameter	Min	Max	Units	
VDD	VDD supply voltage relative to Vss	-1	+3.6	V	
VIN, VOUT	Voltage on any pin relative to Vss	-0.5	+3.2	V	
II	Input leakage current; Any input $0V \leq V_{IN} \leq V_{DD}$; VREF input $0V \leq V_{IN} \leq 1.35V$ (All other pins not under test = 0V)	Address inputs RAS#, CAS#, WE#, ODT, BA, S#, CKE	-8	+8	μA
		CK, CK#	-4	+4	
		DM	-5	+5	
Ioz	Output leakage current; $0V \leq V_{OUT} \leq V_{DDQ}$; DQs and ODT are disabled	DQ, DQS, DQS#	-5	+5	μA
TA	DRAM ambient operating temperature ¹	Commercial	0	+70	°C
		Industrial	-40	+85	°C

Notes: 1. For further information, refer to technical note TN-00-08: Thermal Applications, available on Micron's Web site.

Input Capacitance

Micron encourages designers to simulate the performance of the module to achieve optimum values. Simulations are significantly more accurate and realistic than a gross estimation of module capacitance when inductance and delay parameters associated with trace lengths are used in simulations. JEDEC modules are currently designed using simulations to close timing budgets.

Component AC Timing and Operating Conditions

Recommended AC operating conditions are given in the DDR component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades, as shown in Table 9.

Table 9: Module and Component Speed Grades

Module Speed Grade	Component Speed Grade
-40B	-5
-335	-6
-262	-75E
-26A	-75Z
-265	-75

IDD Specifications

Table 10: IDD Specifications and Conditions – 64MB

Values shown for MT46V8M16 DDR SDRAM only and are computed from values specified in the 128Mb (8 Meg x 16) component data sheet

Parameter/Condition	Symbol	-335	-265	Units	
Operating current: One device bank; Active-precharge; $t_{RC} = t_{RC}(\text{MIN})$; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	IDD0	500	440	mA	
Operating current: One device bank; Active-read precharge; Burst = 2; $t_{RC} = t_{RC}(\text{MIN})$; $t_{CK} = t_{CK}(\text{MIN})$; IOUT = 0mA; Address and control inputs changing once per clock cycle	IDD1	540	500	mA	
Precharge power-down standby current: All device banks idle; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$; CKE = (LOW)	IDD2P	12	12	mA	
Idle standby current: CS# = HIGH; All device banks idle; $t_{CK} = t_{CK}(\text{MIN})$; CKE = HIGH; Address and other control inputs changing once per clock cycle. VIN = VREF for DQ, DQS, and DM	IDD2F	180	160	mA	
Active power-down standby current: One device bank active; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$; CKE = LOW	IDD3P	100	80	mA	
Active standby current: CS# = HIGH; CKE = HIGH; One device bank; Active-precharge; $t_{RC} = t_{RAS}(\text{MAX})$; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	IDD3N	200	180	mA	
Operating current: Burst = 2; Reads; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$; IOUT = 0mA	IDD4R	580	540	mA	
Operating current: Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing twice per clock cycle	IDD4W	620	520	mA	
Auto refresh current:	$t_{REFC} = t_{RFC}(\text{MIN})$	IDD5	1,060	1,000	mA
	$t_{REFC} = 15.625\mu\text{s}$	IDD5A	20	20	mA
Self refresh current: CKE \leq 0.2V	IDD6	12	8	mA	
Operating current: Four device bank interleaving reads; (BL = 4) with auto precharge; $t_{RC} = t_{RC}(\text{MIN})$; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs change only during active READ or WRITE commands	IDD7	1,540	1,500	mA	

Table 11: IDD Specifications and Conditions – 128MB

Values shown for MT46V16M16 DDR SDRAM only and are computed from values specified in the 256Mb (16 Meg x 16) component data sheet

Parameter/Condition	Symbol	-40B	-335	-262	-26A/ -265	Units	
Operating current: One device bank; Active-precharge; $t_{RC} = t_{RC} (MIN)$; $t_{CK} = t_{CK} (MIN)$; DQ, DM, and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	IDD0	540	500	500	480	mA	
Operating current: One device bank; Active-read precharge; Burst = 4; $t_{RC} = t_{RC} (MIN)$; $t_{CK} = t_{CK} (MIN)$; $I_{OUT} = 0mA$; Address and control inputs changing once per clock cycle	IDD1	740	720	680	620	mA	
Precharge power-down standby current: All device banks idle; Power-down mode; $t_{CK} = t_{CK} (MIN)$; CKE = (LOW)	IDD2P	16	16	16	16	mA	
Idle standby current: CS# = HIGH; All device banks idle; $t_{CK} = t_{CK} (MIN)$; CKE = HIGH; Address and other control inputs changing once per clock cycle; $V_{IN} = V_{REF}$ for DQ, DQS, and DM	IDD2F	240	200	180	180	mA	
Active power-down standby current: One device bank active; Power-down mode; $t_{CK} = t_{CK} (MIN)$; CKE = LOW	IDD3P	160	120	100	100	mA	
Active standby current: CS# = HIGH; CKE = HIGH; One device bank; Active-precharge; $t_{RC} = t_{RAS} (MAX)$; $t_{CK} = t_{CK} (MIN)$; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	IDD3N	280	240	200	200	mA	
Operating current: Burst = 2; Reads; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK} (MIN)$; $I_{OUT} = 0mA$	IDD4R	1,040	880	740	740	mA	
Operating current: Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK} (MIN)$; DQ, DM, and DQS inputs changing twice per clock cycle	IDD4W	860	780	640	640	mA	
Auto refresh current:	$t_{REFC} = t_{RFC} (MIN)$	IDD5	1,040	1,020	940	940	mA
	$t_{REFC} = 7.8125\mu s$	IDD5A	24	24	24	24	mA
Self refresh current: CKE \leq 0.2V	IDD6	16	16	16	16	mA	
Operating current: Four device bank interleaving reads; (BL = 4) with auto precharge, $t_{RC} = t_{RC} (MIN)$; $t_{CK} = t_{CK} (MIN)$; Address and control inputs change only during active READ or WRITE commands	IDD7	2,046	1,760	1,520	1,520	mA	

Table 12: IDD Specifications and Conditions – 256MB

Values shown for MT46V32M16 DDR SDRAM only and are computed from values specified in the 512Mb (32 Meg x 16) component data sheet

Parameter/Condition	Symbol	-40B	-335	-262	-26A/ -265	Units	
Operating current: One device bank; Active-precharge; $t_{RC} = t_{RC} (MIN)$; $t_{CK} = t_{CK} (MIN)$; DQ, DM, and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	IDD0	620	520	520	460	mA	
Operating current: One device bank; Active-read precharge; Burst = 4; $t_{RC} = t_{RC} (MIN)$; $t_{CK} = t_{CK} (MIN)$; $I_{OUT} = 0mA$; Address and control inputs changing once per clock cycle	IDD1	780	640	640	580	mA	
Precharge power-down standby current: All device banks idle; Power-down mode; $t_{CK} = t_{CK} (MIN)$; CKE = (LOW)	IDD2P	20	20	20	20	mA	
Idle standby current: CS# = HIGH; All device banks idle; $t_{CK} = t_{CK} (MIN)$; CKE = HIGH; Address and other control inputs changing once per clock cycle; $V_{IN} = V_{REF}$ for DQ, DQS, and DM	IDD2F	220	180	180	160	mA	
Active power-down standby current: One device bank active; Power-down mode; $t_{CK} = t_{CK} (MIN)$; CKE = LOW	IDD3P	180	140	140	120	mA	
Active standby current: CS# = HIGH; CKE = HIGH; One device bank; Active-precharge; $t_{RC} = t_{RAS} (MAX)$; $t_{CK} = t_{CK} (MIN)$; DQ, DM, and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	IDD3N	240	200	200	180	mA	
Operating current: Burst = 2; Reads; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK} (MIN)$; $I_{OUT} = 0mA$	IDD4R	840	660	660	580	mA	
Operating current: Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK} (MIN)$; DQ, DM, and DQS inputs changing twice per clock cycle	IDD4W	860	780	640	540	mA	
Auto refresh current:	$t_{REFC} = t_{RFC} (MIN)$	IDD5	1,380	1,160	1,160	1,120	mA
	$t_{REFC} = 7.8125\mu s$	IDD5A	44	40	40	40	mA
Self refresh current: CKE $\leq 0.2V$	IDD6	24	20	20	20	mA	
Operating current: Four device bank interleaving reads; (BL = 4) with auto precharge; $t_{RC} = t_{RC} (MIN)$; $t_{CK} = t_{CK} (MIN)$; Address and control inputs change only during active READ or WRITE commands	IDD7	1,920	1,620	1,600	1,400	mA	

Serial Presence-Detect

Table 13: Serial Presence-Detect EEPROM DC Operating Conditions

 All voltages referenced to V_{SS}

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V _{DDSPD}	2.3	3.6	V
Input high voltage: Logic 1; All inputs	V _{IH}	V _{DDSPD} × 0.7	V _{DDSPD} + 0.5	V
Input low voltage: Logic 0; All inputs	V _{IL}	-1	V _{DDSPD} × 0.3	V
Output low voltage: I _{OUT} = 3mA	V _{OL}	-	0.4	V
Input leakage current: V _{IN} = GND to V _{DD}	I _{LI}	-	10	μA
Output leakage current: V _{OUT} = GND to V _{DD}	I _{LO}	-	10	μA
Standby current: SCL = SDA = V _{DD} - 0.3V; All other inputs = V _{SS} or V _{DD}	I _{SB}	-	30	μA
Power supply current: SCL clock frequency = 100 kHz	I _{CC}	-	2	mA

Table 14: Serial Presence-Detect EEPROM AC Operating Conditions

 All voltages referenced to V_{SS}

Parameter/Condition	Symbol	Min	Max	Units	Notes
SCL LOW to SDA data-out valid	t _{AA}	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	t _{BUF}	1.3		μs	
Data-out hold time	t _{DH}	200		ns	
SDA and SCL fall time	t _F		300	ns	2
Data-in hold time	t _{HD:DAT}	0		μs	
Start condition hold time	t _{HD:STA}	0.6		μs	
Clock HIGH period	t _{HIGH}	0.6		μs	
Noise suppression time constant at SCL, SDA inputs	t _I		50	ns	
Clock LOW period	t _{LOW}	1.3		μs	
SDA and SCL rise time	t _R		0.3	μs	2
SCL clock frequency	f _{SCL}		400	kHz	
Data-in setup time	t _{SU:DAT}	100		ns	
Start condition setup time	t _{SU:STA}	0.6		μs	3
Stop condition setup time	t _{SU:STO}	0.6		μs	
WRITE cycle time	t _{WRC}		10	ms	4

- Notes:
1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
 2. This parameter is sampled.
 3. For a restart condition, or following a WRITE cycle.
 4. The SPD EEPROM WRITE cycle time (t_{WRC}) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistance, and the EEPROM does not respond to its slave address.

Table 15: Serial Presence-Detect Matrix, -40B Speed Grade

Byte	Description	Entry (Version)	128MB	256MB
0	Number of SPD bytes used by Micron	128	80	80
1	Total number of bytes in SPD device	256	08	08
2	Fundamental memory type	DDR SDRAM	07	07
3	Number of row addresses on assembly	13	0D	0D
4	Number of column addresses on assembly	9, 10	09	0A
5	Number of physical ranks on DIMM	1	01	01
6	Module data width	64	40	40
7	Module data width (continued)	0	00	00
8	Module voltage interface levels (V _{DDQ})	SSTL 2.5V	04	04
9	SDRAM cycle time, ^t CK, CAS latency = 3 ¹	5ns	50	50
10	SDRAM access from clock, ^t AC, CAS latency = 3	0.7ns	70	70
11	Module configuration type	None	00	00
12	Refresh rate/type	7.8μs/SELF	82	82
13	SDRAM device width (primary DDR SDRAM)	16	10	10
14	Error-checking DDR SDRAM data width	None	00	00
15	MIN clock delay, back-to-back random column access	1 clock	01	01
16	Burst lengths supported	2, 4, 8	0E	0E
17	Number of banks on DDR SDRAM device	4	04	04
18	CAS latencies supported	2, 2.5	0C	0C
19	CS latency	0	01	01
20	WE latency	1	02	02
21	SDRAM module attributes	Unbuffered/diff. clock	20	20
22	SDRAM device attributes: general	Fast/concurrent AP	C1	C1
23	SDRAM cycle time, ^t CK, CAS latency = 2.5	6ns (-335 support)	60	60
24	SDRAM access from clock, ^t AC, CAS latency = 2.5	0.7ns (-335 support)	70	70
25	SDRAM cycle time, ^t CK, CAS latency = 2	7.5ns (-265 support)	75	75
26	SDRAM access from CK, ^t AC, CAS latency = 2	0.75ns (-265 support)	75	75
27	MIN row precharge time, ^t RP ²	15ns	3C	3C
28	MIN row active-to-row active, ^t RRD	10ns	28	28
29	MIN RAS#-to-CAS# delay, ^t RCD ²	15ns	3C	3C
30	MIN active-to-precharge time, ^t RAS ³	40ns	28	28
31	Module rank density	128MB, 256MB	20	40
32	Address and command setup time, ^t IS ⁴	0.6ns	60	60
33	Address and command hold time, ^t IH ⁴	0.6ns	60	60
34	Data/data mask input setup time, ^t DS	0.4ns	40	40
35	Data/data mask input hold time, ^t DH	0.4ns	40	45 50
36–40	Reserved	0	00	00
41	MIN active-to-active/refresh time, ^t RC	55ns	37	37
42	MIN auto refresh to active/auto refresh command period, ^t RFC	70ns	46	46
43	SDRAM device MAX cycle time, ^t CK (MAX)	12ns	30	30
44	SDRAM device MAX DQ–SDQ skew time, ^t DQSQ	0.4ns	28	28
45	SDRAM device MAX read data hold skew factor, ^t QHS	0.5ns	50	50

Table 15: Serial Presence-Detect Matrix, -40B Speed Grade (continued)

Byte	Description	Entry (Version)	128MB	256MB
46–61	Reserved	0	00	00
47	DIMM height		01	01
48–61	Reserved	0	00	00
62	SPD revision	Release 1.1	11	11
63	Checksum for bytes 0–62		68	89
64	Manufacturer's JEDEC ID code	MICRON	2C	2C
65–71	Manufacturer's JEDEC ID code	(continued)	00	00
72	Manufacturing location	1–12	01–0C	01–0C
73–90	Module part number (ASCII)	–	Variable data	Variable data
91	PCB identification code	1–9	01–09	01–09
92	Identification code (continued)	0	00	00
93	Year of manufacture in BCD	–	Variable data	Variable data
94	Week of manufacture in BCD	–	Variable data	Variable data
95–98	Module serial number	–	Variable data	Variable data
99–127	Reserved for manufacturer-specific data	–	Variable data	Variable data
128–255	Reserved for customer-specific data	–	Variable data	Variable data

- Notes:
1. Value for -26A t_{CK} set to 7ns (0x70) for optimum BIOS compatibility. Actual device specification value is 7.5ns.
 2. The value of t_{RP} , t_{RCD} , and t_{RAP} for -335 modules indicated as 18ns to align with industry specifications; actual DDR SDRAM device specification is 15ns.
 3. The value of t_{RAS} used for -262/-26A/-265 modules is calculated from $t_{RC} - t_{RP}$. Actual device specification value is 40ns.
 4. The JEDEC SPD specification allows fast or slow slew rate values for these bytes. The worst-case (slow slew rate) value is represented here. Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met.

Table 16: Serial Presence-Detect Matrix, -265, -26A, -262, and -335 Speed Grades

Byte	Description	Entry (Version)	64MB	128MB	256MB
0	Number of SPD bytes used by Micron	128	80	80	80
1	Total number of bytes in SPD device	256	08	08	08
2	Fundamental memory type	DDR SDRAM	07	07	07
3	Number of row addresses on assembly	12,13	0C	0D	0D
4	Number of column addresses on assembly	9,10	09	09	0A
5	Number of physical ranks on DIMM	1	01	01	01
6	Module data width	64	40	40	40
7	Module data width (continued)	0	00	00	00
8	Module voltage interface levels (V _{DDQ})	SSTL 2.5V	04	04	04
9	SDRAM cycle time, ^t CK, CAS latency = 2.5 ¹	6ns (-335) 7ns (-262/-26A) 7.5ns (-265)	60 70 75	60 70 75	60 70 75
10	SDRAM access from clock, ^t AC, CAS latency = 2.5	0.7ns (-335) 0.75ns (-262/-26A/-265)	70 75	70 75	70 75
11	Module configuration type	None	00	00	00
12	Refresh rate/type	15.62μs, 7.8μs/SELF	80	82	82
13	SDRAM device width (primary DDR SDRAM)	16	10	10	10
14	Error-checking DDR SDRAM data width	None	00	00	00
15	MIN clock delay, back-to-back random column access	1 clock	01	01	01
16	Burst lengths supported	2, 4, 8	0E	0E	0E
17	Number of banks on DDR SDRAM device	4	04	04	04
18	CAS latencies supported	2, 2.5	0C	0C	0C
19	CS latency	0	01	01	01
20	WE latency	1	02	02	02
21	SDRAM module attributes	Unbuffered/diff. clock	20	20	20
22	SDRAM device attributes: general	Fast/concurrent AP	C1	C1	C1
23	SDRAM cycle time, ^t CK, CAS latency = 2	7.5ns (-335/-262/-26A) 10ns (-265)	75 A0	75 A0	75 A0
24	SDRAM access from clock, ^t AC, CAS latency = 2	0.7ns (-335) 0.75ns (-262/-26A/-265)	70 75	70 75	70 75
25	SDRAM cycle time, ^t CK, CAS latency = 1.5	n/a	00	00	00
26	SDRAM access from CK, ^t AC, CAS latency = 1.5	n/a	00	00	00
27	MIN row precharge time, ^t RP ²	18ns (-335) 15ns (-262) 20ns (-26A/-265)	48 3C 50	48 3C 50	48 3C 50
28	MIN row active-to-row active, ^t RRD	12ns (-335) 15ns (-262/-26A/-265)	30 3C	30 3C	30 3C
29	MIN RAS#-to-CAS# delay, ^t RCD ²	18ns (-335) 15ns (-262) 20ns (-26A/-265)	48 3C 50	48 3C 50	48 3C 50
30	MIN active-to-precharge time, ^t RAS ³	42ns (-335) 45ns (-262/-26A/-265)	2A 2D	2A 2D	2A 2D
31	Module rank density	64MB, 128MB, 256MB	10	20	40
32	Address and command setup time, ^t IS ⁴	0.8ns (-335) 1.0ns (-262/-26A/-265)	80 A0	80 A0	80 A0
33	Address and command hold time, ^t IH ⁴	0.8ns (-335) 1.0ns (-262/-26A/-265)	80 A0	80 A0	80 A0


Table 16: Serial Presence-Detect Matrix, -265, -26A, -262, and -335 Speed Grades (continued)

Byte	Description	Entry (Version)	64MB	128MB	256MB
34	Data/data mask input setup time, ^t DS	0.45ns (-335) 0.5ns (-262/-26A/-265)	45 50	45 50	45 50
35	Data/data mask input hold time, ^t DH	0.45ns (-335) 0.5ns (-262/-26A/-265)	45 50	45 50	45 50
36–40	Reserved	0	00	00	00
41	MIN active-to-active/refresh time, ^t RC	60ns (335/-262) 65ns (-26A/-265)	3C 41	3C 41	3C 41
42	MIN auto refresh to active/auto refresh command period, ^t RFC	72ns (-335) 75ns (-262/-26A/-265)	48 4B	48 4B	48 4B
43	SDRAM device MAX cycle time, ^t CK (MAX)	12ns (-335) 13ns (-262/-26A/-265)	30 34	30 34	30 34
44	SDRAM device MAX DQS–DQ skew time, ^t DQSQ	0.45ns (-335) 0.5ns (-262/-26A/-265)	2D 32	2D 32	2D 32
45	SDRAM device MAX read data hold skew factor, ^t QHS	0.55ns (-335) 0.75ns (-262/-26A/-265)	55 75	55 75	55 75
46–61	Reserved	0	00	00	00
47	DIMM height		01	01	01
48–61	Reserved	0	00	00	00
62	SPD revision	Release 1.0	10	10	10
63	Checksum for bytes 0–62	-335 -262 -26A -265	FC 8F FC EC	0F A2 CF FF	30 C3 F0 20
64	Manufacturer's JEDEC ID code	MICRON	2C	2C	2C
65–71	Manufacturer's JEDEC ID code	(continued)	00	00	00
72	Manufacturing location	1–12	01–0C	01–0C	01–0C
73–90	Module part number (ASCII)	–	Variable data	Variable data	Variable data
91	PCB identification code	1–9	01–09	01–09	01–09
92	Identification code (continued)	0	00	00	00
93	Year of manufacture in BCD	–	Variable data	Variable data	Variable data
94	Week of manufacture in BCD	–	Variable data	Variable data	Variable data
95–98	Module serial number	–	Variable data	Variable data	Variable data
99–127	Reserved for manufacturer-specific data	–	Variable data	Variable data	Variable data
128–255	Reserved for customer-specific data	–	Variable data	Variable data	Variable data

- Notes:
1. Value for -26A ^tCK set to 7ns (0x70) for optimum BIOS compatibility. Actual device specification value is 7.5ns.
 2. The value of ^tRP, ^tRCD, and ^tRAP for -335 modules indicated as 18ns to align with industry specifications; actual DDR SDRAM device specification is 15ns.
 3. The value of ^tRAS used for -262/-26A/-265 modules is calculated from ^tRC - ^tRP. Actual device specification value is 40ns.
 4. The JEDEC SPD specification allows fast or slow slew rate values for these bytes. The worst-case (slow slew rate) value is represented here. Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met.

Module Dimensions

Figure 3: 200-Pin SODIMM



- Notes:
1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
 2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for complete design dimensions.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.