S29NS-R MirrorBit® Flash Family

S29NS01GR, S29NS512R, S29NS256R, S29NS128R 1024/512/256/128 Mb (64/32/16/8 M x 16 bit) 1.8 V Burst Simultaneous Read/Write, Multiplexed MirrorBit Flash Memory



Data Sheet (Advance Information)

Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See *Notice On Data Sheet Designations* for definitions.

Publication Number S29NS-R_00

Revision 03

Issue Date May 9, 2008



Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or V_{IO} range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

S29NS-R MirrorBit® Flash Family

S29NS01GR, S29NS512R, S29NS256R, S29NS128R 1024/512/256/128 Mb (64/32/16/8 M x 16 bit) 1.8 V Burst Simultaneous Read/Write, Multiplexed MirrorBit® Flash Memory



Data Sheet (Advance Information)

Features

- Single 1.8 V read/program/erase (1.70–1.95 V)
- 65 nm MirrorBit Technology
- Multiplexed Data and Address for reduced I/O count
- Simultaneous Read/Write operation
- 32-word Write Buffer
- Sixteen-bank architecture
- Four 32 KB sectors at the top of memory array, for NS256R and NS128R
- 1024 128 KB sectors (NS01GR), 512 128 KB (NS512R), 255/ 127 128 KB sectors (NS256/128R)
- Programmable linear (8/16) with wrap around and continuous burst read modes
- Secured Silicon Sector region consisting of 128 words each for factory and customer
- 10-year data retention (typical)
- Cycling Endurance: 100,000 cycles per sector (typical)

- RDY output indicates data available to system
- Command set compatible with JEDEC (42.4) standard
- Hardware sector protection via V_{PP} pin
- Handshaking by monitoring RDY
- Offered Packages
 - NS01GR: Offered only as MCP or PoP
 - NS512R: 64-ball FBGA (8 mm x 9.2 mm)
 - NS256R/NS128R: 44-ball FBGA (6.2 mm x 7.7 mm)
- Low V_{CC} write inhibit
- Write operation status bits indicate program and erase operation completion
- Suspend and Resume commands for Program and Erase operations
- Asynchronous program operation, independent of burst control register settings
- V_{PP} input pin to reduce factory programming time
- Support for Common Flash Interface (CFI)

General Description

The Spansion S29NS01G/512/256/128R are MirrorBit $^{\circ}$ Flash products fabricated on 65 nm process technology. These burst mode Flash devices are capable of performing simultaneous read and write operations with zero latency on two separate banks using multiplexed data and address pins. These products can operate up to 104 MHz and use a single V_{CC} of 1.7 V to 1.95 V that makes them ideal for the demanding wireless applications of today that require higher density, better performance, and lowered power consumption.

Performance Characteristics

Read Access Times							
Speed Option (MHz)	104						
Max. Synch. Latency, ns (t _{IACC)}	75						
Max. Synch. Burst Access, ns (t _{BACC)}	7						
Max. Asynch. Access Time, ns (t _{ACC})	80						
Max OE# Access Time, ns (t _{OE})	15						

Current Consumption (typical values)	
Continuous Burst Read @ 104 MHz	40 mA
Simultaneous Operation @ 66 MHz	66 mA
Program/Erase	20 mA
Standby Mode	20 μΑ

Typical Program & Erase Times								
Single Word Programming	170 µs							
Effective Write Buffer Programming (V _{CC}) Per Word	9.4 µs							
Effective Write Buffer Programming (VPP) Per Word	4.8 µs							
Sector Erase (16 Kword Sector)	350 ms							
Sector Erase (64 Kword Sector)	800 ms							

Publication Number S29NS-R 00

Revision 03

Issue Date May 9, 2008

This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice.



Table of Contents

Feat	ures	
Gen	eral Desc	cription
Perf	ormance	Characteristics
1.	Ordering 1.1	g Information
2.	Input/O	utput Descriptions & Logic Symbol
3.	Block D	iagrams9
4.	Physica	I Dimensions/Connection Diagrams
	4.1 4.2	Related Documents
5.	Product	Overview
6.	6.1 6.2	S Space Maps
	6.3	Device ID and CFI (ID-CFI)
7.	Device (Operations
	7.1	Device Operation Table
	7.2 7.3	Asynchronous Read
	7.3 7.4	Status Register
	7.5	Blank Check
	7.6 7.7	Simultaneous Read/Write
	7.8	Program/Erase Operations
	7.9	Handshaking
	7.10 7.11	Hardware Reset
8.	Sector F	Protection/Unprotection
	8.1	Sector Lock/Unlock Command
	8.2 8.3	Sector Lock Range Command
	8.4	SSR Lock
	8.5	Secure Silicon Region
9.	Power C	Conservation Modes 46
	9.1	Standby Mode
	9.2 9.3	Automatic Sleep Mode
10.	Electric	al Specifications
	10.1	Absolute Maximum Ratings
	10.2	Operating Ranges
	10.3 10.4	DC Characteristics
	10.5	Key to Switching Waveforms
	10.6	V _{CC} Power Up
	10.7 10.8	CLK Characterization
11.		ix
• • • •	11.1	Command Definitions. 60
	11.2	Device ID and Common Flash Memory Interface Address Map
12.	Revision	n History



Figures

Figure 3.1	Simultaneous Operation Circuit	. 9
Figure 4.1	64-Ball Very Thin Fine-Pitch Ball Grid Array, Top View, Balls Facing Down	10
Figure 4.2	44-Ball Very Thin Fine-Pitch Ball Grid Array, Top View, Balls Facing Down	11
Figure 4.3	VDH064—64-Ball Very Thin Fine-Pitch Ball Grid Array	12
Figure 4.4	VDJ044—44-Ball Very Thin Fine-Pitch Ball Grid Array	13
Figure 7.1	Synchronous Read	29
Figure 10.1	Maximum Negative Overshoot Waveform	47
Figure 10.2	Maximum Positive Overshoot Waveform	47
Figure 10.3	Input Pulse and Test Point	49
Figure 10.4	Output Load	49
Figure 10.5	V _{CC} Power-up Diagram	50
Figure 10.6	CLK Characterization	
Figure 10.7	Synchronous Read Mode	52
Figure 10.8	Asynchronous Mode Read	
Figure 10.9	Asynchronous Program Operation Timings	54
Figure 10.10	Reset Timings	55
Figure 10.11	Latency with Boundary Crossing	55
Figure 10.12	Latency with Boundary Crossing into Bank Performing Embedded Operation	56
Figure 10.13	Example of Programmable Wait States	57
Figure 10.14	Back-to-Back Read/Write Cycle Timings	58




Tables

Table 2.1	Input/Output Descriptions	
Table 6.1	System Versus Flash View of Address	.17
Table 6.2	S29NS01GR Sector and Memory Address Map (No Small Sectors)	.17
Table 6.3	S29NS512R Sector and Memory Address Map (Uniform: No small sectors)	.18
Table 6.4	S29NS256R Sector and Memory Address Map (Top Boot)	.19
Table 6.5	S29NS128R Sector and Memory Address Map (Top Boot)	.20
Table 6.6	ID-CFI Address Map Overview	.21
Table 6.7	Secured Silicon Region	.22
Table 7.1	Device Bus Operations	.24
Table 7.2	Wait State vs. Frequency	.25
Table 7.3	Address Latency for 10 -13 Wait States	.25
Table 7.4	Address Latency for 9 Wait States	.25
Table 7.5	Address Latency for 8 Wait States	.26
Table 7.6	Address Latency for 7 Wait States	.26
Table 7.7	Address Latency for 6 Wait States	.26
Table 7.8	Address Latency for 5 Wait States	.26
Table 7.9	Address Latency for 4 Wait States	.27
Table 7.10	Address Latency for 3 Wait States	.27
Table 7.11	Burst Address Groups	.28
Table 7.12	Configuration Register	.30
Table 7.13	Status Register Reset State	
Table 7.14	Status Register - Bit 7	.31
Table 7.15	Status Register - Bit 6	.32
Table 7.16	Status Register - Bit 5	.32
Table 7.17	Status Register - Bit 4	.32
Table 7.18	Status Register - Bit 3	.33
Table 7.19	Status Register - Bit 2	.33
Table 7.20	Status Register - Bit 1	.33
Table 7.21	Status Register - Bit 0	.34
Table 7.22	Write Buffer Program	
Table 7.23	Program Suspend	
Table 7.24	Program Resume	
Table 7.25	Sector Erase	.39
Table 7.26	Chip Erase	
Table 7.27	Erase Suspend	.41
Table 7.28	Erase Resume	.41
Table 7.29	Reset	.42
Table 8.1	Secured Silicon Region Entry	.45
Table 8.2	Secured Silicon Region Program	.45
Table 8.3	Secured Silicon Region Exit	.46
Table 10.1	V _{CC} Power-up	
Table 10.2	Warm-Reset	
Table 11.1	Command Definitions	.60
Table 11.2	ID/CFI Data (Note 1)	.62



1. Ordering Information

The ordering part number is formed by a valid combination of the following:



1.1 Valid Combinations

Valid Combination list configurations are planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

	S29NS-R Valid Co				
Base Ordering Part Number	Speed Option	Package Type, Material, and Temperature Range	Packing Type	Model Numbers	Package Type (2)
S29NS512R					8.0 mm x 9.2 mm, 64-ball
S29NS256R	0P, 0S, AA	BHW	0, 3 (1)	00	6.2 mm x 7.7 mm, 44-ball
S29NS128R					6.2 mm x 7.7 mm, 44-ball

Notes:

- 1. Type 0 is standard. Specify other options as required.
- 2. BGA package marking omits leading S29 and packing type designator from ordering part number.
- The NS01GR product will be offered only as part of an MCP or PoP memory solution. Please refer to the S71NS-R and S72NS-R specifictions for more details.



2. Input/Output Descriptions & Logic Symbol

Table 2.1 identifies the input and output package connections provided on the device.

Table 2.1 Input/Output Descriptions

Symbol	Туре	Description
Amax – A16		Higher order address lines. Amax = A25 for NS01GR, A24 for NS512R, A23 for NS256R, A22 for NS128R
A/DQ15 – A/DQ0	I/O	Multiplexed Address/Data input/output
F-CE#	Input	Flash Chip Enable. Asynchronous relative to CLK.
OE#	Input	Output Enable. Asynchronous relative to CLK for the Burst mode
WE#	Input	Write Enable
V _{CC}	Supply	Device Power Supply
V _{CCQ}	Supply	Input/Output Power Supply (must be ramped simultaneously with V _{CC})
V _{SS}	I/O	Ground
V_{SSQ}	I/O	Input/Output Ground
NC	No Connect	No Connected internally
RDY	Output	Ready. Indicates when valid burst data is ready to be read
CLK	Input	The first rising edge of CLK in conjunction with AVD# low latches address input and activates burst mode operation. After the initial word is output, subsequent rising edges of CLK increment the internal address counter. CLK should remain low during asynchronous access
AVD#	Input	Address Valid input. Indicates to device that the valid address is present on the address inputs (address bits A15 – A0 are multiplexed, address bits Amax – A16 are address only). V _{IL} = for asynchronous mode, indicates valid address; for burst mode, cause staring address to be latched on rising edge of CLK. V _{IH} = device ignores address inputs
RESET#	Input	Hardware Reset. Low = device resets and returns to reading array data.
V _{PP}	Input	Accelerated input. At V_{HH} , accelerates programming; automatically places device in unlock bypass mode. At V_{IL} , disables all program and erase functions. Should be at V_{IH} for all other conditions.
RFU	Reserved	Reserved for future use



3. Block Diagrams

Latches and Control Logic Bank Address DQ15-DQ0 Bank 0 X-Decoder OE# Latches and Control Logic DQ15-DQ0 Bank 1 X-Decoder VPP STATE RESET# DQ15-DQ0 CONTROL WE# Status & COMMAND CE# AVD# REGISTER Control RDY DQ15-DQ0 X-Decoder Latches and Control Logic Y-Decoder DQ15-DQ0 Bank (n-1) ?Amax-A0 ■ X-Decoder Latches and Control Logic DQ15-DQ0 Bank (n)

Figure 3.1 Simultaneous Operation Circuit

Notes:

- 1. Amax = A25 for NS01GR, A24 for NS512R, A23 for NS256R, A22 for NS128R.
- 2. Bank (n) = 15.



4. Physical Dimensions/Connection Diagrams

This section shows the I/O designations and package specifications for the S29NS-R.

4.1 Related Documents

The following documents contain information relating to the S29NS-R devices. Click on the title or go to www.spansion.com, or request a copy from your sales office.

■ Considerations for X-ray Inspection of Surface-Mounted Flash Integrated Circuits


4.2 Special Handling Instructions for FBGA Package

Special handling is required for Flash Memory products in FBGA packages.

Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

4.2.1 64-Ball Fine-Pitch Grid Array, S29NS5I2R


Figure 4.1 64-Ball Very Thin Fine-Pitch Ball Grid Array, Top View, Balls Facing Down





4.2.2 44-Ball Very Thin Fine-Pitch Ball Grid Array, S29NS256R/S29NS128R

Figure 4.2 44-Ball Very Thin Fine-Pitch Ball Grid Array, Top View, Balls Facing Down



Note

Ball B5 is NC for S29NS128R



4.2.3 VDH064—64-Ball Very Thin Fine-Pitch Ball Grid Array

A1 CORNER INDEX MARK -A A1 CORNER □ 0.05 C Гe Ė SE 1.00 1100 В SD A TOP VIEW (2X) øb/6 00.05∭C 00.15∭C A B // 0.10 C A2 BOTTOM VIEW SEATING PLANE SIDE VIEW

Figure 4.3 VDH064—64-Ball Very Thin Fine-Pitch Ball Grid Array

	VDH 064							
N/A								
8.00 mm x 9.20 mm NOM PACKAGE								
MIN	NOM	MAX	NOTE					
0.84		1.00	OVERALL THICKNESS					
0.18			BALL HEIGHT					
0.64 0.78		0.78	BODY THICKNESS					
8.00 BSC.			8.00 BSC. BODY SIZE					
9.20 BSC.			BODY SIZE					
4.50 BSC.		4.50 BSC. BALL FOOTPRINT						
2.50 BSC.		2.50 BSC. BALL FOOTPRINT			BALL FOOTPRINT			
10		10 ROW MATRIX SIZE D DIRECTION						
6 ROW MATRIX SIZE E DIRECTION		ROW MATRIX SIZE E DIRECTION						
	64		TOTAL BALL COUNT					
0.25 0.30 0.35		b 0.25 0.30 0.35 BALL DIAMETER						
0.50 BSC.		0.50 BSC. BALL PITCH		BALL PITCH				
0.25 BSC.			SOLDER BALL PLACEMENT					
			DEPOPULATED SOLDER BALLS					
	MIN 0.84 0.18 0.64	N/A 8.00 mm x 9.20 mm PACKAGE MIN NOM 0.84 0.18 8.00 BSC. 4.50 BSC. 10 6 64 0.25 0.30 0.50 BSC.	N/A 8.00 mm x 9.20 mm NOM PACKAGE MIN NOM MAX 0.84 1.00 0.18 0.78 8.00 BSC. 9.20 BSC. 4.50 BSC. 10 6 64 0.25 0.30 0.35 0.50 BSC.					

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 EXCEPT AS NOTED).
- 5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION.
 - SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.
 - N IS THE TOTAL NUMBER OF SOLDER BALLS.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- \(\frac{1}{2} \) SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
 - WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{e/2}$
- 8. NOT USED.

9.

- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3636 \ 16-038.27 \ 5.22.7



4.2.4 VDJ044-44-Ball Very Thin Fine-Pitch Ball Grid Array, 6.2mm x 7.7 mm

A D1 1.00+0.20 A1 CORNER A1 ID. 09876|5432 0.50 REF 1.00 + 0.20 +(1) e-0.50 REF SE E1 1.00 $\sqrt{2}$ 1.00 -SD /7 B TOP VIEW Øb/6 ⊕ Ø0.05∰C Ø0.15 M C A B // 0.10 C A2 BOTTOM VIEW □|0.08|C| SEATING PLANE C SIDE VIEW

Figure 4.4 VDJ044—44-Ball Very Thin Fine-Pitch Ball Grid Array

PACKAGE	VDJ 044					
JEDEC	N/A					
	7.70 mm x 6.20 mm NOM PACKAGE					
SYMBOL	MIN	NOM	MAX	NOTE		
Α	0.86	0.93	1.00	OVERALL THICKNESS		
A1	0.18	0.23	0.28	BALL HEIGHT		
A2	0.64 0.71 0.78		0.78	BODY THICKNESS		
D	7.60 7.70 7.80		7.80	BODY SIZE		
Е	6.10 6.20 6.30		6.30	BODY SIZE		
D1	4.50 BSC.		4.50 BSC. BALL FOOTPRINT			
E1	1.50 BSC. BALL FOOTPRINT		BALL FOOTPRINT			
MD	10 ROW MATRIX SIZE D DIRECTION			ROW MATRIX SIZE D DIRECTION		
ME	4			ROW MATRIX SIZE E DIRECTION		
N		44		TOTAL BALL COUNT		
Øb	0.25 0.30 0.35		0.25 0.30 0.35		0.35	BALL DIAMETER
е	0:50 BSC.		0.50 BSC.			BALL PITCH
SD / SE	0.25 BSC.			SOLDER BALL PLACEMENT		
				DEPOPULATED SOLDER BALLS		

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 EXCEPT AS NOTED).
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.

N IS THE TOTAL NUMBER OF SOLDER BALLS.

6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

\(\frac{1}{2} \) SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{e/2}$

- 8. NOT USED.
- 9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.



3616 \ 16-039.27 \ 12.5.6



5. Product Overview

The S29NS-R family consists of 128 Mbit to 1 Gbit, 1.8-V only, simultaneous read/write, burst-mode, Flash devices. These devices have a 16 bit (word) wide data bus. All read accesses provide 16 bits of data on each bus transfer cycle. All writes take 16 bits of data from each bus transfer cycle.

Device	Mbits	Mbytes	Mwords	Banks	Mbytes / Bank
S29NS128-R	128	16	8	16	1
S29NS256-R	256	32	16	16	2
S29NS512-R	512	64	32	16	4
S29NS01G-R	1024	128	64	16	8

The Flash memory array is divided into banks as shown in the above table. A bank is the address range within which one program, or erase operation may be in progress at the same time as one read operation is in progress in any other bank of the memory. This multiple bank structure enables Simultaneous Read and Write (SRW) so that code may be executed or data read from one bank while a group of data is programmed, or erased as a background task in one other bank.

Each bank is divided into sectors. A sector is the minimum address range of data which can be erased to an all Ones state. There may be four 32-KByte sectors located at the top of the memory array depending on the device model purchased. These are called boot sectors because they are often used for holding boot code or parameters that need to be protected or erased separately from other data in the Flash array. All other sectors are a uniform size of 128-KBytes.

Programming is done via a 64 Byte write buffer. It is possible to program from one to 32 words (64 bytes) in each programming operation.

The S29NS family is capable of continuous, synchronous (burst) read or linear read (8- or 16-word aligned group) with wrap around. A wrapped burst begins at the initial location and continues to the end of an 8, or 16-word aligned group then "wraps-around" to continue at the beginning of the 8, or 16-word aligned group. The burst completes with the last word before the initial location. Word wrap around burst is generally used for processor cache line fill.



6. Address Space Maps

There are five address spaces within each device:

- A Non-Volatile Flash Memory Array used for storage of data that may be randomly accessed by asynchronous or burst read operations.
- A Read Only Memory Array used for factory programmed permanent device characteristics information. This area contains the Device Identification (ID) and Common Flash Interface (CFI) information.
- A One Time Programmable (OTP) Non-volatile Flash array used for factory programmed permanent data, and customer programmable permanent data. This is called the Secure Silicon Region (SSR).
- An OTP location used to permanently protect the SSR. This is call the SSR Lock.
- A volatile register used to configure device behavior options. This is called the Configuration Register.

The main Flash Memory Array is the primary and default address space but, it may be partially overlaid by the other four address spaces with one alternate address space available at any one time. The location where the alternate address space is overlaid is defined by the address provided in the command that enables each overlay. The portion of the command address that is sufficient to select a sector is used to select the sector that is overlaid by an alternate Address Space Overlay (ASO).

Any address range, within the overlaid sector, not defined by an overlay address map, is reserved for future use. All read accesses outside of an address map within the selected sector, return non-valid data. The locations will display actively driven data but the meaning of whatever ones or zeros appear are not defined.

There are three operation modes for each bank that determine what portions of the address space are readable at any given time:

- Read Mode
- Embedded Algorithm (EA) Mode
- Address Space Overlay (ASO) Mode

Each bank of the device can be in any operation mode but, only one bank can be in EA or ASO mode at any one time.

In Read Mode a Flash Memory Array bank may be directly read by asynchronous or burst accesses from the host system bus. The Control Unit (CU) puts all banks in Read mode during Power-on, a Hardware Reset, after a Command Reset, or after a bank is returned to Read mode from EA mode.

In EA mode the Flash memory array data in a bank is stable but undefined, and effectively unavailable for read access from the host system. While in EA mode the bank is used by the CU in the execution of commands. Typical EA mode operations are programming or erasing of data in the Flash array. All other banks are available for read access while the one bank is in EA mode. This ability to read from one bank while another bank is used in the execution of a command is called Simultaneous Read and Write (SRW) and allows for continued operation of the system via the reading of data or execution of code from other banks while one bank is programming or erasing data as a relatively long time frame background task.

In ASO mode, one of the overlay address spaces are overlaid in a bank (entered). That bank is in ASO mode and no other bank may be in EA or ASO mode. All EA activity must be completed before entering any ASO mode. A command for entering an EA or ASO mode while another bank is in EA or ASO mode will be ignored.

While an ASO mode is active (entered) in a bank, a read for Flash array data to any other bank is allowed. ASO mode selects a specific sector for the overlaid address space. Other sectors in the ASO bank still provide Flash array data and may be read during ASO mode.

The ASOs are functionally tied to the lowest address bank. The commands used to overlay (enter) these areas must select a sector address within the lowest address bank.

While SSR Lock, SSR, or Configuration Register is overlaid only the SSR Lock, SSR, or Configuration Register respectively may be programmed in the overlaid sector. While any of these ASO areas are being programmed the ASO bank switches to EA mode. The ID/CFI and factory portion of the SSR ASO is not customer programmable.

The address nomenclature used in this document is a shorthand form that shows addresses are formed from a concatenation of high order bits, sufficient to select a Sector Address (SA), with low order bits to select a location within the sector. When in Read mode and reading from the Flash Array the entire address is used to



select a specific word for asynchronous read or the starting word address of a burst read. When writing a command, the address bits between SA and the command specified least significant bits must be Zero to allow for future extension of an overlay address map.

6.1 Data Address & Quantity Nomenclature

A Bit is a single One or Zero data value. A Byte is a group of 8 bits aligned on an 8 bit boundary. A Word is a group of 16 bits aligned on a 16 bit boundary.

Throughout this document **quantities of data are generally expressed in terms of byte units**. Example: most sectors have 128 Kilo Bytes of data and is written as 128 KBytes or 128KB. **Addresses are also expressed in byte units**. A 128 KByte sector has an address range from 00000h to 1FFFFh Byte locations. Byte units are used because most host systems and software for these systems use byte resolution addresses. Software & hardware developers most often calculate code and data sizes in terms of bytes, so this is more familiar terminology than describing data sizes in bits or words. In general, data units will not be abbreviated if possible so that full unit names of Byte, Word, or bit are used. However, there may be cases where capital B is used for byte units and lower case b is used for bit units, in situations where space is limited such as in table column headers.

In some cases data quantities will also be expressed in word or bit units in addition to the quantity shown in bytes. This may be done as an aid to readers familiar with prior device generation documentation which often provided only word or bit unit values. Word units may also be used to emphasize that, in the memory devices described in this documentation, data is always exchanged with the host system in word units. Each bus cycle transfer of read or write data on the host system bus is a transfer 16 bits of data. A read bus cycle is always a16 bit wide transfer of data to the host system whether the host system chooses to look at all the bits or not. A write bus cycle is always a transfer of 16 bits to the memory device and the device will store all 16 bits to a register. In the case of a program operation all 16 bits of each word to be programmed will be stored in the Flash array.

Because data is always transferred in word units, the memory devices being discussed use only the address signals from the system necessary to select words. The host system byte address uses system address a0 to select bytes and a1 to select words. Flash memories with word wide data paths have traditionally started their address signal numbering with A0 being the selector for words because a byte select input is not needed. So, system address a-maximum to a1 are connected to Flash A-maximum to A0 (the documentation convention here is to use lower case for system address signal numbering and upper case for Flash address signals). In prior generation Flash documentation, address values used in commands to the flash were documented from the viewpoint of the Flash device - the bit pattern appearing on Flash address inputs A10 to A0. However, most software is written with addresses expressed in bytes. This means the address patterns shown in Flash command tables have traditionally been shifted by one bit to express them as byte address values in Flash control programs. Example: a prior generation Flash data sheet would show a command write of data value xxA0h to address 555h; this is an address pattern of 10101010101b on Flash address inputs A10 to A0; but software would define this as a byte address value of AAAh since the least significant address bit is not used by the Flash); which is 101010101010 on system address bus a11 to a0. Because system a11 to a1 is connected to Flash A10 to A0 the Flash word address of 555h and the system byte address of AAAh provides the same bit pattern on the same address inputs. Because this document is intended as a guide for both system and hardware developers, the command tables list the addresses in both word (Flash Centric) and byte (System Centric) formats, where applicable. The word-format address is listed above the byte-format address.



6.2 Flash Memory Array

The Non-Volatile Flash Memory Array is organized as shown in the following tables. Devices are factory configured to have either all uniform size sectors or four smaller sectors at either the top of the device.

Table 6.1 System Versus Flash View of Address

System Address Signals	a11	a10	а9	a8	a7	a6	a5	a4	аЗ	a2	a1	a0
System Byte Address Hex	s Hex A			A			A					
Binary Pattern	1	0	1	0	1	0	1	0	1	0	1	0
Flash Word Address Hex 5		5				5						
Flash Address Signals	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0	

Table 6.2 S29NS01GR Sector and Memory Address Map (No Small Sectors)

Bank Size (Mbit)	Sector Count	Sector Size (KByte)	Bank	Sector Range	Address Range (word)	Notes
			0	SA000-SA063	000000h-3FFFFh	
			1	SA064-SA127	÷	
			2	SA128-SA191	:	
			3	SA192-SA255	i i	
			4	SA256-SA319	:	
			5	SA320-SA383	:	
			6	SA384-SA447	:	
64	1024	128	7	SA448-SA511	1C00000h-1FFFFFh	Sector Starting Address –
04	1024	120	8	SA512-SA575	:	Sector Ending Address
			9	SA576-SA639	:	
			10	SA640-SA703	:	
			11	SA704-SA767	:	
			12	SA768-SA831	:	
			13	SA832-SA895		
			14	SA896-SA959	3800000h-3BFFFFFh	
			15	SA960-SA1023	3C00000h-3FFFFFh	

Note

All tables has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA008–SA009) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the pattern xx00000h–xxFFFFh.



Table 6.3 S29NS512R Sector and Memory Address Map (Uniform: No small sectors)

Bank Size (Mbit)	Sector Count	Sector Size (KByte)	Bank	Sector Range	Address Range (word)	Notes			
			0	SA000-SA031	000000h-1FFFFFh				
			1	SA032-SA063	200000h-3FFFFh				
						2	SA064-SA095	:	
			3	SA096-SA127	:				
			4	SA128-SA159	:				
			5	SA160-SA191	:				
			6	SA192-SA223	:				
32	512	128	7	SA224-SA255	:	Sector Starting Address –			
32	512	120	8	SA256-SA287	1000000h-11FFFFFh	Sector Ending Address			
			9	SA288-SA319	:				
			10	SA320-SA351	::				
			11	SA352-SA383	:				
			12	SA384-SA415	:				
			13	SA416-SA447	:				
			14	SA448-SA479	1C00000h-1DFFFFFh				
			15	SA480-SA511	1E00000h-1FFFFFh				

Note

All tables have been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA008–SA009) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the pattern xx00000h–xxFFFFh.



Table 6.4 S29NS256R Sector and Memory Address Map (Top Boot)

Bank Size (Mbit)	Sector Count	Sector Size (KByte)	Bank	Sector Range	Address Range (word)	Address Range (byte)	Notes					
			0	SA000-SA015	000000h-0FFFFh	000000h-1FFFFFh						
			1	SA016-SA031	100000h-1FFFFh	200000h-3FFFFh						
			2	SA032-SA047	1	:						
			3	SA048-SA063	:	:						
			4	SA064-SA079	1	:						
		128	5	SA080-SA095	1	:						
			6	SA096-SA111	1	:						
	240		7	SA112-SA127	1	:						
		.20	8	SA128-SA143	800000h-8FFFFh	1000000h-11FFFFFh						
	9	SA144-SA159	:	:								
					10	SA160-SA175	:	:	Sector Starting			
16				11	SA176-SA191	:	:	Address –				
									12	SA192-SA207	:	:
			13	SA208-SA223	:	:						
			14	SA224-SA239	E00000h-EFFFFh	1C00000h- 1DFFFFFh						
				SA240	F00000h-F0FFFh	1E00000h-1E1FFFh						
	15	128		:	:	:						
				SA254	FE0000h-FEFFFFh	1FC0000h- 1FDFFFFh						
			15	SA255	FF0000h-FF3FFFh	1FE0000h-1FE7FFFh						
	4	20		SA256	FF4000h-FF7FFFh	1FE8000h-1FEFFFFh						
	4	32		SA257	FF8000h-FFBFFFh	1FF0000h-1FF7FFFh						
				SA258	FFC000h-FFFFFFh	1FF8000h-1FFFFFh						

Note:

All tables have been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA008–SA009) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the byte address pattern x000000h–x1FFFFh.



Table 6.5 S29NS128R Sector and Memory Address Map (Top Boot)

Bank Size (Mbit)	Sector Count	Sector Size (KByte)	Bank	Sector Range	Address Range (word)	Address Range (byte)	Notes
			0	SA000-SA07	000000h-07FFFh	000000h-0FFFFh	
			1	SA08-SA015	080000h-0FFFFh	100000h-1FFFFFh	
			2	SA016-SA023	:	:	
			3	SA024-SA031	:	:	
			4	SA032-SA039	:	:	
			5	SA040-SA047	:	:	
			6	SA048-SA055	÷	:	
	120	128	7	SA056-SA063	::	:	
			8	SA064-SA071	400000h-47FFFFh	800000h-8FFFFFh	
			9	SA072-SA079	÷	:	Sector Starting
8				10	SA080-SA087	÷	:
0				11	SA088-SA095	:	:
			12	SA096-SA103	÷	:	Address
			13	SA104-SA111	÷	:	
			14	SA112-SA119	700000h-77FFFFh	E00000h-EFFFFh	
				SA120	780000h-78FFFFh	F00000h-F1FFFh	
	7	128		:	÷	:	
				SA126	7E0000h-7EFFFh	FC0000h-FDFFFFh	
			15	SA127	7F0000h-7F3FFFh	FE0000h-FE7FFh	
	4	32		SA128	7F4000h-7F7FFFh	FE8000h-FEFFFFh	
	4	32		SA129	7F8000h-7FBFFFh	FF0000h-FF7FFFh	
				SA130	7FC000h-7FFFFh	FF8000h-FFFFFFh	

Note

All tables have been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA008–SA009) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the byte address pattern x000000h–x1FFFFh.



6.3 Device ID and CFI (ID-CFI)

There are two traditional methods for systems to identify the type of Flash memory installed in the system. One has been traditionally been called Autoselect and is now referred to as Device Identification (ID). A command is used to enable an address space overlay where up to 16 word locations can be read to get JEDEC manufacturer identification (ID), device ID, and some configuration and protection status information from the Flash memory. The system can use the manufacturer and device IDs to select the appropriate driver software to use with the Flash device. The other method is called Common Flash Interface (CFI). It also uses a command to enable an address space overlay where an extendable table of standard information about how the Flash memory is organized and behaves can be read. With this method the driver software does not have to be written with the specifics of each possible memory device in mind. Instead the driver software is written in a more general way to handle many different devices but adjusts the driver behavior based on the information in the CFI table stored in the Flash memory. Traditionally these two address spaces have used separate commands and were separate overlays. However, the mapping of these two address spaces are non-overlapping and so can be combined in to a single address space and appear together in a single overlay. Either of the traditional commands used to access (enter) the Autoselect (ID) or CFI overlay will cause the now combined ID-CFI address map to appear.

A write at any sector address, in bank zero, having the least significant byte address value of AAh, with xx98h or xx90h data, switches the addressed sector to an overlay of the ID-CFI address map. These are called ID-CFI Enter commands and are only valid when written to the specified bank when it is in read mode. The ID-CFI address map appears within, and replaces Flash Array data of, the selected sector address range. The ID-CFI enter commands use the same address and data values used on previous generation memories to access the JEDEC Manufacturer ID (Autoselect) and Common Flash Interface (CFI) information, respectively. While the ID-CFI address space is overlaid, any write with xxF0h data to the device will remove the overlay and return the selected sector to showing Flash memory array data. Thus, the ID-CFI address space and commands are backward compatible with standard memory discovery algorithms.

Within the ID-CFI address map there are two subsections:

 Byte Address
 Description
 Size Allocated (Bytes)
 Read/Write

 (SA) + 00000h to 0001Fh
 JEDEC ID (traditional Autoselect values)
 32
 Read Only

 (SA) + 00020h to CEh h
 CFI data structure
 174
 Read Only

Table 6.6 ID-CFI Address Map Overview

For the complete address map see Tables in Section 11.2, *Device ID and Common Flash Memory Interface Address Map* on page 62.

6.3.1 JEDEC Device ID

The Joint Electron Device Engineering Council (JEDEC) standard JEP106T defines a method for reading the manufacturer ID and device ID of a compliant memory. This information is primarily intended for programming equipment to automatically match a device with the corresponding programming algorithm.

The JEDEC ID information is structured to work with any memory data bus width e.g. x8, x16, x32. The code values are always byte wide but are located at bus width address boundaries such that incrementing the device address inputs will read successive byte, word, or double word locations with the codes always located in the least significant byte location of the data bus. Because the data bus is word wide each code byte is located in the lower half of each word location and the high order byte is always zero.



6.3.2 Common Flash Memory Interface

The Common Flash Interface (CFI) specification defines a standardized data structure that may be read from a flash memory device, which allows vendor-specified software algorithms to be used for entire families of devices. The data structure contains information for system configuration such as various electrical and timing parameters, and special functions supported by the device. Software support can then be device-independent, JEDEC ID-independent, and forward-and-backward-compatible for the specified flash device families.

The system can read CFI information at the addresses within the selected sector as shown in Section 11.2, Device ID and Common Flash Memory Interface Address Map on page 62.

Like the JEDEC Device ID information, CFI information is structured to work with any memory data bus width e.g. x8, x16, x32. The code values are always byte wide but are located at data bus width address boundaries such that incrementing the device address reads successive byte, word, or double word locations with the codes always located in the least significant byte location of the data bus. Because the data bus is word wide each code byte is located in the lower half of each word location and the high order byte is always zero.

For further information, please refer to the Spansion CFI Version 1.4 (or later) Specification and the Spansion CFI Publication 100 (see also JEDEC publications JEP137-A and JESD68.01). Please contact JEDEC (http://www.jedec.org) for their standards and the Spansion CFI Publications may be found at the Spansion Web site (http://www.spansion.com/CFI_v1.4_VendorSpec_Ext_A0.pdf at the time of this document's publication).

6.3.3 Secured Silicon Region

The Secured Silicon region provides an extra Flash memory area that can be programmed once and permanently protected from further changes. The Secured Silicon Region is 512 bytes in length. It consists of 256 bytes for factory data and 256 bytes for customer-secured data.

The Secured Silicon Region (SSR) is overlaid in the sector address specified by the SSR enter command.

Byte Address Range	Secure Silicon Region	Size
(SA) + 0000h to 00FFh	Factory	256 Bytes
(SA) + 0100h to 01FFh	Customer	256 Bytes

Table 6.7 Secured Silicon Region

6.3.4 Configuration Register

The Configuration Register Enter command is only valid when written to a bank that is in Read mode. The configuration register mode address map appears within, and replaces Flash Array data of, the selected sector address range. The meaning of the configuration register bits is defined in the configuration register operation description. In configuration register mode a write of 00F0h to any address will return the sector to Read mode.



7. Device Operations

This section describes the read and write bus operations, program, erase, simultaneous read/write, handshaking, and reset features of the Flash devices.

The address space of the Flash Memory Array is divided into banks. There are three operation modes for each bank:

- Read Mode
- Embedded Algorithm (EA) Mode
- Address Space Overlay (ASO) Mode

Each bank of the device can be in any operation mode but, only one bank can be in EA or ASO mode at any one time.

In Read Mode a Flash Memory Array bank may be read by simply selecting the memory, supplying the address, and taking read data when it is ready. This is done by asynchronous or burst accesses from the host system bus. The CU puts all banks in Read mode during Power-on, a Hardware Reset, after a Command Reset, or after a bank is returned to Read mode from EA mode.

During a burst read access valid read data is indicated by the RDY signal being High. When RDY is Low burst read data is not valid and wait states must be added. The use of the RDY signal to indicate when valid data is transferred on the system data bus is called handshaking or flow control.

EA and ASO modes are initiated by writing specific address and data patterns into command registers (see Table 11.1 on page 60). The command registers do not occupy any memory locations; they are loaded by write bus cycles with the address and data information needed to execute a command. The contents of the registers serve as input to the Control Unit (CU) and the CU dictates the function of the device. Writing incorrect address and data values or writing them in an improper sequence may place the device in an unknown state, in which case the system must write the reset command to return all banks to Read mode.

The Flash memory array data in a bank that is in EA mode, is stable but undefined, and effectively unavailable for read access from the host system. While in EA mode the bank is used by the CU in the execution of commands. Typical command operations are programming or erasing of data in the Flash array. All other banks are available for read access while the one bank is in EA mode. This ability to read from one bank while another bank is used in the execution of a command is called Simultaneous Read and Write (SRW) and allows for continued operation of the system via the reading of data or code from other banks while one bank is programming or erasing data as a relatively long time frame background task. Only a status register read command can be used in a bank in EA mode to retrieve the EA status.

While any one of the overlay address spaces are overlaid in a bank (entered) that bank is in ASO mode and no other bank may be in EA or ASO mode. All EA activity must be completed or suspended before entering any ASO mode. A command for entering an EA or ASO mode while another bank is in EA or ASO mode will be ignored.

While an ASO mode is active (entered) in a bank, a read for Flash array data to any other bank is allowed. ASO mode selects a specific sector for the overlaid address space. Other sectors in the ASO bank still provide Flash array data and may be read during ASO mode.

While SSR Lock, SSR, or Configuration Register is overlaid only the SSR Lock, SSR, or Configuration Register respectively may be programmed in the overlaid sector. While any of these ASO areas are being programmed the ASO bank switches to EA mode. The ID/CFI and factory portion of the SSR ASO is not customer programmable. An attempt to program in these areas will fail.



7.1 Device Operation Table

The Device Bus Operations table describes the required state of each control pin for any particular bus operation. The Control Unit (CU) is set to the idle state for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition.

Operation CE# OE# WE# CLK AVD# Addresses Data RDY RESET# **Asynchronous Operations** Asynchronous Read - Addresses Latched L Н Addr In High-Z Н Н Output Asynchronous Read - Data on bus L L Н Χ Н Χ Н Н Valid Asynchronous Write (AVD# Latched L Н Χ Addr In Х Н Н Addresses) Input Asynchronous Write (WE# Latched Data) L Н Х Н Χ Н Н Valid **Non-Operations** Standby (CE#) Н Н Χ Х Х Х High-Z High-Z Χ Х Χ Х Χ Hardware Reset High-Z High-Z **Synchronous Operations** Output Latch Starting Burst Address by CLK L Н L Addr In Χ Н Invalid Output L Advance Burst read to next address L Н Н Χ Н Valid Н Х Х Х Χ Н Χ High-Z High-Z Terminate current Burst read cycle Terminate current Burst read cycle Х Χ Х Χ Χ Χ High-Z High-Z L through RESET# Terminate current Burst read cycle Output Н Н Addr In Н L and start new Burst read cycle

Table 7.1 Device Bus Operations

Legend

L = Logic 0, H = Logic 1, $X = can be either <math>V_{IL}$ or V_{IH} , = rising edge, = high to low.

7.2 Asynchronous Read

To read data from the memory array, the system must first assert a valid address while driving AVD# and CE# to V_{IL} . WE# must remain at V_{IH} . CLK may toggle or remain at V_{IL} or V_{IH} . The rising edge of AVD# will latch the address. The data appears on A/DQ15–A/DQ0 when CE# is Low, OE# is Low, AVD# is High, and the asynchronous access times are satisfied.

In order to use Asynchronous Read Mode the configuration register bit 15 must be set to 1. The device defaults to asynchronous mode on power-up or hardware reset.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable CE# to valid data at the outputs. See 10.8.2, *AC Characteristics—Asynchronous Read* on page 52.



7.3 Synchronous (Burst) Read Mode and Configuration Register

The device is capable of continuous sequential burst operation and linear burst operation of a preset length.

In order to use Synchronous (Burst) Read Mode the configuration register bit 15 must be set to 0.

Prior to entering burst mode, the system should determine how many wait states are needed for the initial word of each burst access (see table below), what mode of burst operation is desired, how the RDY signal transitions with valid data, and output drive strength. The system would then write the configuration register command sequence. See *Configuration Register* on page 29 for further details.

When the appropriate number of Wait States have occurred, data is output after the **rising edge** of the CLK. Subsequent words are output t_{BACC} after the rising edge of each successive clock cycle, which automatically increments the internal address counter. RDY indicates the initial latency and any subsequent waits.

The device has a fixed internal address boundary that occurs every 128 words. When crossing a boundary, one or two additional wait states are required. The time the device is outputting data with the starting burst address not divisible by eight, additional waits might be required.

The following Tables show the latency for variable wait state operation (note that ws = wait state).

Wait State Frequency (Maximum MHz) 3 27 4 40 5 54 6 66 7 80 95 8 9 104 10 120

Table 7.2 Wait State vs. Frequency

Table 7.3 Address Latency for 10 -13 Wait States

Word	Initial Wait			Sul	sequent (Clock Cycl	es After In	itial Wait	States		
0		D0	D1	D2	D3	D4	D5	D6	D7	+2 ws	D8
1		D1	D2	D3	D4	D5	D6	D7	1 ws	+2 ws	D8
2		D2	D3	D4	D5	D6	D7	1 ws	1 ws	+2 ws	D8
3	10 -13 wait states	D3	D4	D5	D6	D7	1 ws	1 ws	1 ws	+2 ws	D8
4	10-13 Wall States	D4	D5	D6	D7	1 ws	1 ws	1 ws	1 ws	+2 ws	D8
5		D5	D6	D7	1 ws	1 ws	1 ws	1 ws	1 ws	+2 ws	D8
6		D6	D7	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	+2 ws	D8
7		D7	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	+2 ws	D8

Table 7.4 Address Latency for 9 Wait States

Word	Initial Wait			Sul	sequent (Clock Cycl	es After In	itial Wait	States		
0		D0	D1	D2	D3	D4	D5	D6	D7	+1 ws	D8
1		D1	D2	D3	D4	D5	D6	D7	1 ws	+1 ws	D8
2		D2	D3	D4	D5	D6	D7	1 ws	1 ws	+1 ws	D8
3	9 wait states	D3	D4	D5	D6	D7	1 ws	1 ws	1 ws	+1 ws	D8
4	9 Wall States	D4	D5	D6	D7	1 ws	1 ws	1 ws	1 ws	+1 ws	D8
5		D5	D6	D7	1 ws	1 ws	1 ws	1 ws	1 ws	+1 ws	D8
6		D6	D7	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	+1 ws	D8
7		D7	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	+1 ws	D8



Table 7.5 Address Latency for 8 Wait States

Word	Initial Wait		_	Subseq	uent Clock	Cycles Afte	er Initial Wa	it States		
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	1 ws	D8
2		D2	D3	D4	D5	D6	D7	1 ws	1 ws	D8
3	9 wait atataa	D3	D4	D5	D6	D7	1 ws	1 ws	1 ws	D8
4	8 wait states	D4	D5	D6	D7	1 ws	1 ws	1 ws	1 ws	D8
5		D5	D6	D7	1 ws	1 ws	1 ws	1 ws	1 ws	D8
6		D6	D7	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	D8
7		D7	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	D8

Table 7.6 Address Latency for 7 Wait States

Word	Initial Wait			Subsequ	ent Clock C	ycles After	Initial Wait	States		
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	D8	D9
2		D2	D3	D4	D5	D6	D7	1 ws	D8	D9
3	7 weit etetee	D3	D4	D5	D6	D7	1 ws	1 ws	D8	D9
4	7 wait states	D4	D5	D6	D7	1 ws	1 ws	1 ws	D8	D9
5		D5	D6	D7	1 ws	1 ws	1 ws	1 ws	D8	D9
6		D6	D7	1 ws	1 ws	1 ws	1 ws	1 ws	D8	D9
7		D7	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	D8	D9

Table 7.7 Address Latency for 6 Wait States

Word	Initial Wait			Subseque	ent Clock Cy	cles After I	nitial Wait S	States		
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	D8	D9
2		D2	D3	D4	D5	D6	D7	D8	D9	D10
3	6 wait states	D3	D4	D5	D6	D7	1 ws	D8	D9	D10
4	o wall states	D4	D5	D6	D7	1 ws	1 ws	D8	D9	D10
5		D5	D6	D7	1 ws	1 ws	1 ws	D8	D9	D10
6		D6	D7	1 ws	1 ws	1 ws	1 ws	D8	D9	D10
7		D7	1 ws	1 ws	1 ws	1 ws	1 ws	D8	D9	D10

Table 7.8 Address Latency for 5 Wait States

Word	Initial Wait			Subsequ	ent Clock C	ycles After	Initial W	/ait States		
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	D8	D9
2		D2	D3	D4	D5	D6	D7	D8	D9	D10
3	E weit etetee	D3	D4	D5	D6	D7	D8	D9	D10	D11
4	5 wait states	D4	D5	D6	D7	1 ws	D8	D9	D10	D11
5		D5	D6	D7	1 ws	1 ws	D8	D9	D10	D11
6		D6	D7	1 ws	1 ws	1 ws	D8	D9	D10	D11
7		D7	1 ws	1 ws	1 ws	1 ws	D8	D9	D10	D11



Table 7.9 Address Latency for 4 Wait States

Word	Initial Wait			Subseque	ent Clock C	ycles Af	ter Initial V	Vait States		
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	D8	D9
2	4 wait states	D2	D3	D4	D5	D6	D7	D8	D9	D10
3		D3	D4	D5	D6	D7	D8	D9	D10	D11
4		D4	D5	D6	D7	D8	D9	D10	D11	D12
5		D5	D6	D7	1 ws	D8	D9	D10	D11	D12
6		D6	D7	1 ws	1 ws	D8	D9	D10	D11	D12
7		D7	1 ws	1 ws	1 ws	D8	D9	D10	D11	D12

Table 7.10 Address Latency for 3 Wait States

Word	Initial Wait			Subseque	nt Clock	Cycles At	ter Initial V	Vait States		
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	D8	D9
2		D2	D3	D4	D5	D6	D7	D8	D9	D10
3	2 weit etetee	D3	D4	D5	D6	D7	D8	D9	D10	D11
4	3 wait states	D4	D5	D6	D7	D8	D9	D10	D11	D12
5		D5	D6	D7	D8	D9	D10	D11	D12	D13
6		D6	D7	1 ws	D8	D9	D10	D11	D12	D13
7		D7	1 ws	1 ws	D8	D9	D10	D11	D12	D13



7.3.1 Continuous Burst

The device continues to output sequential burst data from the memory array, wrapping around to address 0000000h after it reaches the highest addressable memory location, until the system drives CE# high, RESET# low, or AVD# low in conjunction with a new address. See Table 7.1, *Device Bus Operations* on page 24.

If the host system crosses a bank boundary while reading in burst mode, and the subsequent bank is not programming or erasing, an address boundary crossing latency might be required. If the host system crosses the bank boundary while the subsequent bank is programming or erasing, continuous burst halts (RDY will be disabled and data will continue to be driven).

7.3.2 8-, 16-Word Linear Burst with Wrap Around

Table 7.11 Burst Address Groups

Mode	Group Size	Group Byte Address Ranges				
8-word	16 bytes	0-Fh, 10-1Fh, 20-2Fh,				
16-word	32 bytes	0-1Fh, 20-3Fh, 30-4Fh,				

The remaining two modes are fixed length linear burst with wrap around, in which a fixed number of words are read from consecutive addresses. In each of these modes, the burst addresses read are determined by the group within which the starting address falls. The groups are sized according to the number of words read in a single burst sequence for a given mode (see Table 7.11).

As an example: if the starting address in the 8-word mode is system byte address 3Ch, the address range to be read would be byte address 30-3Fh, and the burst sequence would be 3C-3E-30-32-34-36-38-3Ah. The burst sequence begins with the starting address written to the device, wraps back to the first address in the selected group, and outputs a maximum of 8 words. No additional wait states will be required within the 8-word burst. The 8th word will continue to be driven until the burst operation is aborted (CE# goes to V_{IH} , a new address is latched in for a new burst operation, or a hardware reset). In a similar fashion, the 16-word Linear Wrap modes begin their burst sequence on the starting address written to the device, and then wrap back to the first address in the selected address group. Additional wait states could be added the first time the device crosses from one to the other group of 8 words in a 16-word burst. The number will depend on the starting address and the wait state set within the configuration register. See Table 7.3 on page 25 to Table 7.10 on page 27. Note that in these two burst read modes the address pointer does not cross the boundary that occurs every 128 words; thus, no address boundary crossing wait states are inserted for linear burst with wrap.



Load Initial Address RA = Read Address Address = RACR0.14 - CR0.11 sets initial access time Wait Programmable (from address latched to Wait State Setting valid data) from 3 to 13 clock cycles Read Initial Data RD = Read Data RD = DQ[15:0]Wait X Clocks (if required): Additional Latency Due to Starting Address and Clock Frequency Read Next Data RD = DQ[15:0]No

Figure 7.1 Synchronous Read

Note

1. Required only if device is performing a Continuous Burst operation.

Crossing

Boundary?

(Note 1)

No

End of Data?

Completed

Yes

7.3.3 Configuration Register

Yes

Configuration register (CR) sets various operational parameters associated with burst mode. Upon power-up or hardware reset, the device defaults to the idle state, and the configuration register settings are in their default state. The host system should determine the proper settings for the configuration register, and then execute the Set Configuration Register command sequence, before attempting burst operations. The Configuration Register can also be read using a command sequence (see Table 11.1 on page 60). The table below describes the register settings and indicates the default state of each bit after power-on or a hardware reset. The configuration register bits are not affected by a command reset.



Table 7.12 Configuration Register

CR Bit	Function	Settings (Binary)
CR.15	Device Read Mode	0 = Synchronous Read Mode
CH.15	Device Read Mode	1 = Asynchronous Read Mode (Default)
		0000 = Reserved
		0001 = 3rd rising CLK edge after
		0010 = 4th addresses are latched
CR.14		0011 = 5th
CR.13	Programmable	: :
CR.12	Read Wait States	1011 = 13th (Default)
CR.11		1011 = 13th (Default) 1100 = Reserved
011.11		1101 = Reserved
		1110 = Reserved
		1111 = Reserved
		0 = RDY signal is active low
CR.10	RDY Polarity	1 = RDY signal is active low 1 = RDY signal is active high (Default)
		0 = Reserved
CR.9	Reserved	1 = Reserved (Default)
00.0	DDV T	0 = RDY active one clock cycle before data
CR.8	RDY Timing	1 = RDY active with data (Default)
CR.7	Output Drive Strength	0 = Full Drive= Current Driver Strength (Default)
Ch.7	Output Drive Strength	1 = Half Drive
CR.6	Reserved	0 = Reserved
011.0	Tieserved	1 = Reserved (Default)
CR.5	Reserved	0 = Reserved (Default)
011.0	110001100	1 = Reserved
CR.4	Reserved	0 = Reserved (Default)
		1 = Reserved
CR.3	Reserved	0 = Reserved
		1 = Reserved (Default)
CR.2		000 = Continuous (Default)
CR.1	Burst Length	010 = 8-Word (16-Byte) Linear Burst with wrap around
CR.0		011 = 16-Word (32-Byte) Linear Burst with wrap around (All other bit settings are reserved)
		(All other bit settings are reserved)

7.3.3.1 Device Read Mode

Configuration Register bit 15 (CR.15) controls whether read accesses via the bus interface are in asynchronous or burst mode. Asynchronous mode is the default after power-on or hardware reset. Write accesses are always conducted with asynchronous mode timing, independent of the read mode.

7.3.3.2 Wait States

Configuration Register bits 14 to 11 (CR.[14..11]) define the number of delay cycles after the AVD# Low cycle that captures the initial address until the cycle that read data is valid. The bits from 14 to 11 are in most to least significant order. The random address access at the beginning of each read burst takes longer than the subsequent read cycles. The memory bus interface must be told how many cycles to wait before driving valid data then advancing to the next data word. The number of initial wait cycles will vary with the memory clock rate. The number of wait states is found in the wait state table information above. The minimum number of wait cycles is three. The maximum is 13. The default after power-on or hardware reset is 13 cycles.

When the appropriate number of Wait States have occurred, data is output after the rising edge of the CLK. Subsequent words are output t_{BACC} after the rising edge of each successive clock cycle, which automatically increments the internal address counter.

7.3.3.3 RDY Polarity

Configuration Register bit 10 (CR.10) controls whether the RDY signal indicates valid data when High or when Low. When this bit is zero the RDY signal indicates data is valid when the signal is Low. When this bit is one the RDY signal indicates data is valid when the signal is High. The default for this bit is set to one after power-on or a hardware reset.



7.3.3.4 RDY Timing

Configuration Register bit 8 (CR.8) controls whether the RDY signal indicates valid data on the same cycle that data is valid or one cycle before data is valid. When this bit is zero, the RDY signal indicates data is valid in the same cycle the data is valid. When this bit is one the RDY signal indicates data is valid one cycle before data is valid. The default for this bit is set to one after power-on or a hardware reset.

7.3.3.5 Output Drive Strength

Configuration Register bit 7 (CR.7) controls whether the data outputs drive with full or half strength. When this bit is zero the data outputs drive with full strength. When this bit is one, the data outputs drive with half strength. The default for this bit is cleared to zero after power-on or a hardware reset.

7.3.3.6 Burst Length

Configuration Register bits 2 to 0 (CR.[2..0]) define the length of burst read accesses. The bits from 2 to 0 are in most to least significant order. See the register table for code meaning & default value.

7.4 Status Register

The status of program and erase operations is provided by a status register. A status register read command is written followed by a read of the status register for each access of the status register information. The Clear Status Register Command will reset the status register. The status register can be read in synchronous or asynchronous mode.

 Table 7.13
 Status Register Reset State

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Device Ready Bit. Overall status	Erase Suspend Status Bit	Erase Status Bit	Program Status Bit	RFU	Program Suspend Status Bit	Sector Lock Status Bit	Bank Status Bit
DRB	ESSB	ESB	PSB	RFU	PSSB	SLSB	BSB
1 at Reset	0 at Reset	0 at Reset	0 at Reset	0 at Reset	0 at Reset	0 at Reset	0 at Reset

Notes:

- 1. Status bits higher than Bit 7 are undefined.
- 2. Bit 7 reflects the device status.
- 3. If the device is busy, Bit 0 is used to check whether the addressed bank is busy or some other bank is busy.
- 4. All the other bits reflect the status of the device.

Table 7.14 Status Register - Bit 7

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Device Ready Bit. Overall status	Erase Suspend Status Bit	Erase Status Bit	Program Status Bit	RFU	Program Suspend Status Bit	Sector Lock Status Bit	Bank Status Bit
DRB	ESSB	ESB	PSB	RFU	PSSB	SLSB	BSB
0 Device busy programming or erasing	Invalid	Invalid	Invalid	Invalid	Invalid	Invalid	VALID
1 Device ready	VALID	VALID	VALID	VALID	VALID	VALID	VALID

Notes:

- 1. Bit 7 is set when there is no erase or program operation in progress in the device.
- 2. Bits 1 through 6 are valid if and only if Bit 7 is set.



Table 7.15 Status Register - Bit 6

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Device Ready Bit. Overall status	Erase Suspend Status Bit	Erase Status Bit	Program Status Bit	RFU	Program Suspend Status Bit	Sector Lock Status Bit	Bank Status Bit
DRB	ESSB	ESB	PSB	RFU	PSSB	SLSB	BSB
1 Bits 6:1 only valid when Bit 7 = 1	0 No Erase in Suspension	Х	Х	Х	Х	Х	Х
1 Bit 6:1 only valid when Bit 7 = 1	1 Erase in Suspension	Х	Х	Х	Х	Х	Х

Notes

- 1. Upon issuing the "Erase Suspend" Command, the user must continue to read status until DRB becomes 1 before accessing another sector within the same bank.
- 2. Cleared by "Erase Resume" Command.

Table 7.16 Status Register - Bit 5

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Device Ready Bit. Overall status	Erase Suspend Status Bit	Erase Status Bit	Program Status Bit	RFU	Program Suspend Status Bit	Sector Lock Status Bit	Bank Status Bit
DRB	ESSB	ESB	PSB	RFU	PSSB	SLSB	BSB
1 Bits 6:1 only valid when Bit 7 = 1	х	0 Erase successful	Х	Х	Х	Х	Х
1 Bit 6:1 only valid when Bit 7 = 1	Х	1 Erase error	Х	Х	Х	Х	Х

Notes

- 1. ESB bit reflects "success" or "failure" of the most recent erase operation.
- 2. Cleared by "Clear Status Register" Command as well as by hardware reset.

Table 7.17 Status Register - Bit 4

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Device Ready Bit. Overall status	Erase Suspend Status Bit	Erase Status Bit	Program Status Bit	RFU	Program Suspend Status Bit	Sector Lock Status Bit	Bank Status Bit
DRB	ESSB	ESB	PSB	RFU	PSSB	SLSB	BSB
1 Bits 6:1 only valid when Bit 7 = 1	Х	Х	0 Program successful	Х	Х	Х	Х
1 Bit 6:1 only valid when Bit 7 = 1	Х	Х	1 Program fail	Х	Х	Х	Х

Notes

- 1. PSB bit reflects "success" or "failure" of the most recent program operation.
- 2. Cleared by "Clear Status Register" Command as well as by hardware reset.



Table 7.18 Status Register - Bit 3

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Device Ready Bit. Overall status	Erase Suspend Status Bit	Erase Status Bit	Program Status Bit	RFU	Program Suspend Status Bit	Sector Lock Status Bit	Bank Status Bit
DRB	ESSB	ESB	PSB	RFU	PSSB	SLSB	BSB
1 Bits 6:1 only valid when Bit 7 = 1	Х	Х	Х	Х	Х	Х	Х

Notes

- 1. This Register is reserved for future use.
- 2. Cleared by "Clear Status Register" Command as well as by hardware reset.

Table 7.19 Status Register - Bit 2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Device Ready Bit. Overall status	Erase Suspend Status Bit	Erase Status Bit	Program Status Bit	RFU	Program Suspend Status Bit	Sector Lock Status Bit	Bank Status Bit
DRB	ESSB	ESB	PSB	RFU	PSSB	SLSB	BSB
1 Bits 6:1 only valid when Bit 7 = 1	Х	Х	Х	Х	0 No Program in suspension	Х	х
1 Bit 6:1 only valid when Bit 7 = 1	Х	Х	Х	Х	1 Program in suspension	Х	х

Notes

- 1. Upon issuing the "Program Suspend" Command, the user must continue to read status until DRB becomes 1 before accessing another sector within the same bank.
- 2. Cleared by "Program Resume" Command.

Table 7.20 Status Register - Bit 1

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Device Ready Bit.	Erase Suspend Status Bit	Erase Status Bit	Program Status Bit	RFU	Program Suspend Status Bit	Sector Lock Status Bit	Bank Status Bit
Overall status					Status Dit		
DRB	ESSB	ESB	PSB	RFU	PSSB	SLSB	BSB
1						0	
Bits 6:1 only valid when Bit 7 = 1	X	х	X	X	X	Sector not locked during operation	x
1						1	
Bit 6:1 only valid when Bit 7 = 1	х	Х	х	х	х	Sector locked error	х

Notes

- 1. SLSB indicates that a program or erase operation failed to program or erase because the sector was locked or the operation was attempted on the protected Secure Silicon Region.
- 2. SLSB reflects the status of the most recent program or erase operation.
- 3. SLSB is cleared by "Clear Status Register" or by hardware reset.



				3			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Device Ready Bit. Overall status	Erase Suspend Status Bit	Erase Status Bit	Program Status Bit	RFU	Program Suspend Status Bit	Sector Lock Status Bit	Bank Status Bit
DRB	ESSB	ESB	PSB	RFU	PSSB	SLSB	BSB
0 Bits 6:1 only valid when Bit 7 = 1	x	×	x	х	х	х	0 Program or Erase op. in addressed Bank
0 Bits 6:1 only valid when Bit 7 = 1	х	Х	х	х	х	Х	1 Program or Erase op. in other Bank
1 Bit 6:1 only valid when Bit 7 = 1	х	Х	х	х	х	х	0 No active Program or Erase op.
1 Bit 6:1 only valid when Bit	х	х	х	х	х	х	1 invalid

Table 7.21 Status Register - Bit 0

Notes

7 = 1

7.5 Blank Check

The Blank Check command will confirm if the selected sector is erased.

The Blank Check command does not allow for reads to the array during the Blank Check. Reads to the array while this command is executing will return unknown data.

- To initiate a Blank Check on Sector X, write 33h to address 555h in Sector X. while the device is in the Idle state (not during program suspend, not during erase suspend, ...).
- The Blank Check command may not be written while the device is actively programming or erasing. Blank Check does not support simultaneous operations.
- Use the Status Register read to confirm if the device is still busy and when compete if the sector is blank or not.
- Bit 5 of the Status Register will be cleared to zero if the sector is erased and set to one if not erased.
- Bit 7 & Bit 0 of the Status Register will show if the device is performing a Blank Check (similar to an erase operation).
- As soon as any bit is found to not be erased, the device will halt the operation and report the results.
- Once the Blank Check is completed, the device will to return to the Idle State.

7.6 Simultaneous Read/Write

The simultaneous read/write feature allows the host system to read data from one bank of memory while programming or erasing another bank of memory. An erase operation may also be suspended to read from or program another location within the same bank (note: programming to the sector being erased is not allowed). Figure 10.14, *Back-to-Back Read/Write Cycle Timings* on page 58 shows how read and write cycles may be initiated for simultaneous operation with zero latency. Refer to the *DC Characteristics* on page 48 table for read-while-program and read-while-erase current specification.

^{1.} BSB is used to check if a program or erase operation in progress in the current bank.



7.7 Writing Commands/Command Sequences

The device accepts Asynchronous write bus operations. During an asynchronous write bus operation, the system must drive CE# and WE# to V_{IL} and OE# to V_{IH} when providing an address and data. When latching an address, AVD# must be driven to V_{IL} . Addresses are latched on the first falling edge of WE# or on the rising edge of AVD#, while data is latched on the 1st rising edge of WE#. See the Table 7.1, *Device Bus Operations* on page 24 for the signal combinations that define each phase of a write bus operation to the device. Each write is a command or part of a command sequence to the device. The address provided in each write operation may be a bit pattern used to help identify the write as a command to the device. The upper portion of the address may also select the bank or sector the command operation is to be performed. A *Bank Address* (BA) is the set of address bits required to uniquely select a bank. Similarly, a *Sector Address* (SA) is the address bits required to uniquely select a sector. The data in each write identifies the command operation to be performed or supplies information needed to perform the operation. See Table 11.1, *Command Definitions* on page 60 for a listing of the commands accepted by the device. I_{CC2} in *DC Characteristics* on page 48 represents the active current specification for a write (Embedded Algorithm) operation.

7.8 Program/Erase Operations

For any program and/or erase operations, including writing command sequences, the system must drive AVD# and CE# to V_{IL} , and OE# to V_{IH} when providing an address to the device, and drive WE# and CE# to V_{II} , and OE# to V_{IH} when writing commands or programming data.

Addresses are latched on the first falling edge of WE# or rising edge of AVD# during asynchronous writes. Data is latched on the rising edge of WE# during asynchronous writes.

Note the following:

- When the Embedded Program algorithm is complete, the device returns to the calling routing (Erase Suspend, SSR Lock, Secure Silicon Region, or Idle State).
- The system can determine the status of the program operation by reading the Status Register. Refer to Status Register on page 31 for information on these status bits.
- A 0 cannot be programmed back to a 1. A succeeding read shows that the data is still 0. Only erase operations can convert a 0 to a 1

- Any commands written to the device during the Embedded Program Algorithm are ignored except the Reads from the non-Programming Bank, Program Suspend, and Status Read command. Any commands written to the device during the Embedded Erase Algorithm are ignored except Reads from the non-Erasing Bank, Erase Suspend and Status Read command.
- A hardware reset immediately terminates the program/erase operation and the program command sequence should be reinitiated once the device has returned to the idle state, to ensure data integrity.



7.8.1 Write Buffer Programming

Write Buffer Programming allows the system to write 1 to 64 bytes in one programming operation. The Write Buffer Programming command sequence is initiated by first writing the Write Buffer Load command written at the Sector Address in which the programming occurs + 555h. Next, the system writes the number of *word locations minus 1* at the Sector Address + 2AAh. This tells the device how many write buffer addresses are loaded with data and therefore when to expect the *Program Buffer to Flash* confirm command. The Sector Address must match during the Write Buffer Load command and during the Write Word Count command and the Sector must be unlocked or the operation will abort and return to the initiating state.

The write buffer is used to program data within a 64 byte page aligned on a 64 byte boundary. Thus, a full page Write Buffer programming operation must be aligned on a page boundary. Programming operations of less than a full page may start on any word boundary but may not cross a page boundary.

The system then writes the starting address/data combination. This starting address is the first address/data pair to be programmed, and selects the *write-buffer-page* address. The Sector address must match the Write Buffer Load Sector Address or the operation will abort and return to the initiating state. All subsequent address/data pairs must be in sequential order. All write buffer addresses must be within the same page. If the system attempts to load data outside this range, the operation aborts after the Write to Buffer command is executed and the device will indicate a Program Fail in the Status Register at bit location 4 (PSB). A "Clear Status Register" must be issued to clear the PSB status bit.

The counter decrements for each data load operation.

Once the specified number of write buffer locations have been loaded, the system must then write the *Program Buffer to Flash* command at the Sector Address + 555h. The device then *goes busy*. The Embedded Program algorithm automatically programs and verifies the data for the correct data pattern. The system is not required to provide any controls or timings during these operations. If the incorrect number of write buffer locations have been loaded and the *Program Buffer to Flash* command is issued, the Status Register will indicate a program fail at bit location 4 (PSB). A "Clear Status Register" must be issued to clear the PSB status bit.

The write-buffer *embedded* programming operation can be suspended using the Program Suspend command. When the Embedded Program algorithm is complete, the device then returns to Erase Suspend, SSR Lock, Secure Silicon Region, or Idle state. The system can determine the status of the program operation by reading the Status Register. Refer to *Status Register* on page 31 for information on these status bits.

The Write Buffer Programming Sequence can be Aborted in the following ways:

- Load a value greater than the buffer size during the Number of Locations step.
- Write an address that is outside the Page of the Starting Address during the write buffer data loading stage of the operation.

The Write Buffer Programming Sequence can be stopped and reset by the following: Hardware Reset or Power cycle.



Software Functions and Sample Code

Table 7.22 Write Buffer Program

Cycle	Description	Operation	Byte Address	Word Address	Data	
1	Write Buffer Load Command	Write	Sector Address + AAAh	Sector Address + 555h	0025h	
2	Write Word Count	Write	Sector Address + 555h	Sector Address + 2AA	Word Count (N-1)h	
	Number of words (N) loaded into the write buffer can be from 1 to 32 words.					
3 to 34	Load Buffer Word N	Write	Program Address, Word N Word N		Word N	
Last	Write Buffer to Flash	Write	Sector Address + AAAh	Sector Address + 555h	0029h	

Notes:

- 1. Base = Base Address.
- Last = Last cycle of write buffer program operation; depending on number of words written, the total number of cycles may be from 6 to 37.
- 3. For maximum efficiency, it is recommended that the write buffer be loaded with the highest number of words (N words) possible.

The following is a C source code example of using the write buffer program function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.spansion.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Write Buffer Programming Command
/* NOTES: Write buffer programming limited to 32 words. */
/*
        All addresses to be written to the flash in */
/*
        one operation must be within the same flash
/*
       page. A flash page begins at addresses
        evenly divisible by 0x20.
                                                     * /
 UINT16 *src = source_of_data;
                                            /* address of source data
                                       /* flash destination ...
/* word count (minus 1)
 UINT16 *dst = destination_of_data;
                                           /* flash destination address
 UINT16 wc = words_to_program -1;
*( (UINT16 *)sector_address + 0x555 ) = 0x0025; /* write write buffer load command */
 *( (UINT16 *)sector_address + 0x2AA) = wc;
                                                 /* write word count (minus 1)
 *dst = *src; /* ALL dst MUST BE SAME PAGE */ /* write source data to destination */
                                            /* increment destination pointer */
 dst++:
 src++;
                                             /* increment source pointer
                                                                                */
 WC--:
                                            /* decrement word count
                                                                               */
 }while ( wc >= 0 ); /* do it again
*( (UINT16 *)sector_address + 0x555) = 0x0029; /* write confirm command
  /* poll for completion */
```



7.8.2 Program Suspend/Program Resume Commands

The Program Suspend command allows the system to interrupt an embedded programming operation or a $Write\ to\ Buffer$ programming operation so that data can read from any non-suspended sector. When the Program Suspend command is written during a programming process, the device halts the programming operation within t_{PSL} (program suspend latency) and updates the status bits. Addresses are don't-cares when writing the Program Suspend command.

After the programming operation has been suspended, the system can read array data from any non-suspended sector and page. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data may be read from any addresses not in Erase Suspend or Program Suspend.

After the Program Resume command is written, the device reverts to programming and the status bits are updated. The system can determine the status of the program operation by reading the Status Register, just as in the standard program operation. See *Status Register* on page 31 for more information.

The system must write the Program Resume command to exit the Program Suspend mode and continue the programming operation. Further writes of the Program Resume command are ignored. Another Program Suspend command can be written after the device has resumed programming.

Software Functions and Sample Code

Table 7.23 Program Suspend

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Bank Address	Bank Address	0051h

The following is a C source code example of using the program suspend function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.spansion.com) for general information on Spansion Flash memory software development guidelines.

Table 7.24 Program Resume

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Sector Address + 000h	Sector Address + 000h	0050h

The following is a C source code example of using the program resume function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.spansion.com) for general information on Spansion Flash memory software development guidelines.



7.8.3 Sector Erase

The sector erase function erases one sector in the memory array. (See Table 11.1 on page 60) The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. After a successful sector erase, all locations within the erased sector contain FFFFh. The system is not required to provide any controls or timings during these operations. Sector Erase requires 2 commands. Each of the Sector Addresses must match, the lower addresses must be correct, and the sector must be unlocked previously by executing the Sector Unlock command and must not be locked by the Sector Lock Range command.

When the Embedded Erase algorithm is complete, the bank returns to idle state and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing banks. The system can determine the status of the erase operation by reading the Status Register. See *Status Register* on page 31 for information on these status bits.

Once the sector erase operation has begun, only reading from outside the erase bank, read of Status Register, and the Erase Suspend command are valid. All other commands are ignored. However, note that a hardware reset immediately terminates the erase operation. If that occurs, the sector erase command sequence must be reinitiated once the device has returned to idle state, to ensure data integrity.

See Program/Erase Operations on page 35 for parameters and timing diagrams.

Software Functions and Sample Code

Table 7.25 Sector Erase

Cycle	Description	Operation	Byte Address	Word Address	Data
1	Setup Command	Write	Sector Address + AAAh	Sector Address + 555h	0080h
2	Sector Erase Command	Write	Sector Address + 555h	Sector Address + 2AA	0030h

The following is a C source code example of using the sector erase function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.spansion.com) for general information on Spansion Flash memory software development guidelines.

7.8.4 Chip Erase

The chip erase function erases the complete memory array. (See Table 11.1 on page 60). The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. After a successful chip erase, all locations within the device contain FFFFh. The system is not required to provide any controls or timings during these operations. Chip Erase requires 2 commands. Each of the Sector Addresses must match, the lower addresses must be correct, and Sector 0 must be unlocked previously by executing the Sector Unlock command. If any sector has been locked by the Sector Lock Range command, the Chip Erase command will not start.

When the Embedded Erase algorithm is complete, the device returns to idle state and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can not read data from the device. The system can determine the status of the erase operation by reading the Status Register. See *Status Register* on page 31 for information on these status bits.

Once the chip erase operation has begun, only a Status Read, Hardware RESET or Power cycle are valid. All other commands are ignored. However, note that a Hardware Reset or Power Cycle immediately terminates the erase operation. If that occurs, the chip erase command sequence must be reinitiated once the device has returned to idle state, to ensure data integrity.

See *Program/Erase Operations* on page 35 for parameters and timing diagrams.



Software Functions and Sample Code

Table 7.26 Chip Erase

Cycle	Description	Operation	Byte Address	Word Address	Data
1	Setup Command	Write	Base + AAAh	Base + 555h	0080h
2	Chip Erase Command	Write	Base + 555h	Base + 2AA	0010h

The following is a C source code example of using the chip erase function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.spansion.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Chip Erase Command */
/* Note: Cannot be suspended */
*( (UINT16 *)base_addr + 0x555 ) = 0x0080;  /* write setup command *,
*( (UINT16 *)base_addr + 0x2AA ) = 0x0010;  /* write chip erase command *,
```

7.8.5 Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, the device. This command is valid only during the sector erase operation. The Erase Suspend command is ignored if written during the chip erase operation.

When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of t_{ESI} (erase suspend latency) to suspend the erase operation and update the status bits.

After the erase operation has been suspended, the bank enters the erase-suspend mode. The system can read data from or program data to another sector in the device. Reading at any address within erase-suspended sectors produces undetermined data. The system can read the Status Register to determine if a sector is actively erasing or is erase-suspended. Refer to *Status Register* on page 31 for information on these status bits.

After an erase-suspended program operation is complete, the bank returns to the erase-suspend mode. The system can determine the status of the program operation by reading the Status Register, just as in the standard program operation.

To resume the sector erase operation, the system must write the Erase Resume command. The device will revert to erasing and the status bits will be updated. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.



Software Functions and Sample Code

Table 7.27 Erase Suspend

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Bank Address	Bank Address	00B0h

The following is a C source code example of using the erase suspend function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.spansion.com) for general information on Spansion Flash memory software development guidelines.

Table 7.28 Erase Resume

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Sector Address + 000h	Sector Address + 000h	0030h

The following is a C source code example of using the erase resume function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.spansion.com) for general information on Spansion Flash memory software development guidelines.

7.8.6 Accelerated Program/Sector Erase

Accelerated write buffer programming, and sector erase operations are enabled through the V_{PP} function. This method is faster than the standard chip program and sector erase command sequences.

The accelerated write buffer program and sector erase functions must not be used more than 50 times per sector. In addition, accelerated write buffer program and sector erase should be performed at room temperature ($30^{\circ}\text{C} \pm 10^{\circ}\text{C}$).

If the system asserts V_{HH} on V_{PP} , the device automatically uses the higher voltage on the input to reduce the time required for program and erase operations. Removing V_{HH} from the V_{PP} input, upon completion of the embedded program or erase operation, returns the device to normal operation.

- Simultaneous operations are not supported while V_{PP} is at V_{HH}. The V_{PP} pin must not be at V_{HH} for operations other than accelerated write buffer programming, accelerated sector erase, and status register read or device damage may result.
- The V_{PP} pin must not be left floating or unconnected; inconsistent behavior of the device may result.
- There is a minimum of 100 ms required between accelerated write buffer programming and a subsequent accelerated sector erase.



7.9 Handshaking

The handshaking feature allows the host system to detect when data is ready to be read by simply monitoring the RDY (Ready) pin, which is a dedicated output controlled by CE#. The NS01GR has an option for two CE# pins. Other devices (512/256/128) have only one CE# pin.

When CE# input is Low, the RDY output signal is actively driven. When both of the CE# inputs are High the RDY output is high-impedance. When CE# input and OE# input is Low, the A/DQ15-A/DQ0 output signals are actively driven. When both of the CE# inputs are High, or the OE# input is High, the A/DQ15-A/DQ0 outputs are high-impedance.

When the device is operated in synchronous mode, and OE# is low (active), the initial word of burst data becomes available after the rising edge of the RDY. CR.8 in the Configuration Register allows the host to specify whether RDY is active at the same time that data is ready, or one cycle before data is ready (see Table 7.12 on page 30).

When the device is operated in asynchronous mode, RDY will be high when CE# is low (active).

7.10 Hardware Reset

The RESET# input provides a hardware method of resetting the device to idle state. When RESET# is driven low for at least a period of t_{RP} , the device immediately terminates any operation in progress, tristates all outputs, resets the configuration register, and ignores all read/write commands for the duration of the reset operation. The device also resets the internal state machine to idle state.

To ensure data integrity, the operation that was interrupted should be reinitiated once the device is ready to accept another command sequence.

When RESET# is held at V_{SS} , the device draws CMOS standby current (I_{CC4}). If RESET# is held at V_{IL} , but not at V_{SS} , the standby current is greater.

See Figure 10.10 for timing diagrams

7.11 Software Reset

Software reset is part of the command set (see Table 11.1 on page 60) that also returns the device to idle state and must be used for the following conditions:

- 1. Exit ID/CFI mode
- 2. Exit Secure Silicon Region mode
- 3. Exit Configuration Register mode
- 4. Exit SSR Lock mode

Reset commands are ignored once programming/erasure has begun until the operation is complete.

Software Functions and Sample Code

Table 7.29 Reset

Cycle	Operation	Byte Address	Word Address	Data
Reset Command	Write	Base + xxxh	Base + xxxh	00F0h

Note:

Base = Base Address

The following is a C source code example of using the reset function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.spansion.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Reset (software reset of Flash state machine) */
 *( (UINT16 *)base_addr + 0x000 ) = 0x00F0;
```



8. Sector Protection/Unprotection

The Sector Protection/Unprotection feature disables or enables programming or erase operations in one or multiple sectors and can be implemented through software and/or hardware methods, which are independent of each other. This section describes the various methods of protecting data stored in the memory array.

8.1 Sector Lock/Unlock Command

The Sector Lock/Unlock command sequence allows the system to protect all sectors from accidental writes or, unprotect one sector to allow programming or erasing of the sector. When the device is first powered up, all sectors are unlocked. To lock all sectors (enter protected mode), a Sector Lock/Unlock command must be issued to any Sector Address. Once this command is issued, only one sector at a time can be unlocked until power is cycled. To unlock a sector, the system must write the Sector Lock/Unlock command sequence. Two cycles are first written: addresses are x555h and x2AAh, and data is 60h. During the third cycle, the sector address (SLA) and unlock command (60h) are written, while specifying with address A6 whether that sector should be locked (A6 = V_{II}) or unlocked (A6 = V_{II}).

A Program or Erase operation will check the unlocked Sector Address only at the beginning of the Program or Erase operation. It is not necessary to keep the sector being Programmed or Erased unlocked during the operation. The system can change the unlocked Sector after programming or erasing the sector has begun. An Erase Resume or Program Resume command does not check the value of the unlocked Sector.

If A6 is set to V_{IL}, then all sectors in the array will be locked. Only one sector at a time can be unlocked.

If a Sector Lock/Unlock command is issued to a sector that is protected by the Sector Lock Range command, all sectors in the part will be locked.

8.2 Sector Lock Range Command

This command allows a range of sectors to be protected from program or erase (locked) until a hardware reset or power is removed from the device. This command causes the Sector Lock/Unlock command to be ignored for the range of sectors. Two cycles are first written: addresses are x555h and x2AAh, and data is 60h. During the third cycle, the sector address (SLA) and load sector address command (61h) is written. This cycle sets the lower sector address of the range. During the fourth cycle, the sector address (SLA) and load sector address command (61h) is written. This cycle sets the upper sector address of the range. The addresses reference a large sector address range (128 KB). If a sector address matches the location of the four small sectors, all of the small sectors will be protected as a group. The sectors selected by the lower and upper address, as well as all sectors between these sectors, are protected from program and erase until a hardware reset or power is removed. If the lower and upper sector addresses are for the same sector then only that one sector is locked. Flash address input A6 (system byte address bit a7) during both address cycles must be zero (A6 = VIL) for the addresses to be accepted as valid.

If the first sector address cycle contains an address which is higher than the second sector address cycle, then the command sequence will be invalid. If A6 is set to one (A6 = V_{IH}) on either address cycle, the command sequence will disable subsequent Sector Lock Range commands.

A valid Sector Lock Range command sequence is accepted only once after a Hardware Reset or initial power up. Additional Sector Lock Range commands will be ignored.

If a Sector Unlock command tries to unlock a Sector within the Sector Lock Range, the Sector will remain in locked state. Similarly, if a Sector that is currently unlocked by the Sector Unlock command is overlapped by a subsequent Sector Lock Range, that sector will be locked and program erase operations to that region will be ignored.

This command is generally used by trusted boot code. After power on reset, the boot code has the option to check for any need to update sectors before locking them for the remainder of power on time. Once boot code is satisfied with the content of sectors to be protected, the Sector Lock Range command is used to lock sectors against any program or erase during normal system operation. This adds an extra layer of protection for critical data that must be protected against accidental or malicious corruption. Yet, maintains flexibility for trusted boot code to perform occasional updates of the data.



8.3 Hardware Data Protection Methods

There are additional hardware methods by which intended or accidental erasure of any sectors can be prevented via hardware means. The following subsections describes these methods:

8.3.1 V_{PP} Method

Once V_{PP} input is set to V_{IL} , all program and erase functions are disabled and hence all Sectors (including the Secure Silicon Region) are protected.

8.3.2 Low V_{CC} Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down.

The command register and all internal program/erase circuits are disabled. Subsequent writes are ignored until V_{CC} is greater than V_{LKO} . The system must provide the proper signals to the control inputs to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

8.3.3 Write Pulse Glitch Protection

Noise pulses of less than 3 ns (typical) on OE#, WE#, or CE# do not initiate a write cycle.

8.3.4 Power-Up Write Inhibit

If CE# = RESET# = V_{IL} and OE# = V_{IH} during power up, the device does not accept write commands. The internal state machine is automatically reset to the idle state on power-up.

8.4 SSR Lock

The SSR Lock consists of two bits. The Customer Secure Silicon Region Protection Bit is bit 0. The Factory Secure Silicon Region Protection Bit is bit 1. All other bits in this register return "1." If the Customer Secure Silicon Region Protection Bit is set to "0," the Customer Secure Silicon Region is protected and can not be programmed. If this bit is set to "1," the Customer Secure Silicon Region is available for programming. Once this area has been programmed, the SSR Lock bit 0 should be programmed to "0."

8.5 Secure Silicon Region

The Secure Silicon Region provides an extra Flash memory region that may be programmed once and permanently protected from further programming or erase.

- Reads can be performed in the Asynchronous or Synchronous mode.
- Sector address supplied during the Secure Silicon Entry command selects the Flash memory array sector that is overlaid by the Secure Silicon Region address map.
- Continuous burst mode reads within Secure Silicon Region wrap from address FFh back to address 00h.
- Reads outside of the overlaid sector return memory array data.
- The Secure Silicon Region is not accessible when the device is executing an Embedded Algorithm (nor during Program Suspend, Erase Suspend, or while another AOS is active).
- See the Secure Silicon address map for address range of this area.

8.5.1 Factory Secure Silicon Region

The Factory Secure Silicon Region is always protected when shipped from the factory and has the Factory SSR Lock Bit (bit 1) permanently set to a zero. This prevents cloning of a factory locked part and ensures the security of the ESN and customer code once the product is shipped to the field.



8.5.2 Customer Secure Silicon Region

The Customer Secure Silicon Region is typically shipped unprotected, Customer SSR Lock Bit (bit 0) set to a one, allowing customers to utilize that sector in any manner they choose.

- The Customer Secure Silicon Region can be read any number of times, but each word CL can be programmed only once and the region locked only once. The Customer Secure Silicon Region lock must be used with caution as once locked, there is no procedure available for unlocking the Customer Secure Silicon Region area and none of the bits in the Customer Secure Silicon Region memory space can be modified in any way. The Customer Indicator Bit is located in the SSR Lock at bit location 0.
- Once the Customer Secure Silicon Region area is protected, any further attempts to program in the area will fail with status indicating the area being programmed is protected.

8.5.3 Secure Silicon Region Entry and Exit Command Sequences

The system can access the Secure Silicon Region region by issuing the one-cycle Enter Secure Silicon Region Entry command sequence from the IDLE State. The device continues to have access to the Secure Silicon Region region until the system issues the Exit Secure Silicon Region command sequence, performs a Hardware RESET, or until power is removed from the device.

See Command Definition Table [Secure Silicon Region Command Table, Appendix Table 11.1 on page 60 for address and data requirements for both command sequences.

The Secure Silicon Region Entry Command allows the following commands to be executed

- Read customer and factory Secure Silicon Regions
- Program the customer Secure Silicon Region
- Read data out of all sectors not re-mapped to Secure Silicon Region
- Secure Silicon Region Exit

Software Functions and Sample Code

The following are C functions and source code examples of using the Secured Silicon Sector Entry, Program, and exit commands. Refer to the *Spansion Low Level Driver User's Guide* (available soon on www.spansion.com) for general information on Spansion Flash memory software development guidelines.

Table 8.1 Secured Silicon Region Entry

Cycle	Operation	Byte Address	Word Address	Data
Entry Cycle	Write	Sector Address + AAAh	Sector Address + 555h	0088h

```
/* Example: SecSi Sector Entry Command */
*( (UINT16 *)sector_address + 0x555 ) = 0x0088;  /* write Secsi Sector Entry Cmd */
```

Table 8.2 Secured Silicon Region Program

Cycle	Operation	Byte Address	Word Address	Data		
Program Setup	Write	Sector Address + AAAh	Sector Address + 555h	0025h		
Write Word Count	Write	Sector Address + 555h	Sector Address + 2AA	Word Count (N-1)h		
Number of words (N) loaded into the write buffer can be from 1 to 32 words.						
Load Buffer Word N	Write	Program Address, Word N Word N				
Write Buffer to Flash	Write	Sector Address + AAAh	Sector Address + 555h	0029h		

```
/* Once in the SecSi Sector mode, you program */
/* words using the programming algorithm. */
```



Table 8.3 Secured Silicon Region Exit

Cycle	Operation	Byte Address	Word Address	Data
Exit Cycle	Write	Base Address	Base Address	00F0h

```
/* Example: SecSi Sector Exit Command */
*( (UINT16 *)base_addr + 0x000 ) = 0x00F0;    /* write SecSi Sector Exit cycle */
```

9. Power Conservation Modes

9.1 Standby Mode

In the standby mode current consumption is greatly reduced, and the outputs (A/DQ15-A/DQ0) are placed in the high impedance state, independent of the OE# input. The device enters the CMOS standby mode when the CE# and RESET# inputs are both held at $V_{CC} \pm 0.2$ V. The device requires standard access time (t_{CE} or t_{IA}) for read access, before it is ready to read data. If the device is deselected during erasure or programming, the device draws active current until the operation is completed. I_{CC3} in *DC Characteristics* on page 48 represents the standby current specification

9.2 Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption while in asynchronous mode and while the device is not in a suspended state. The device automatically enables this mode when addresses remain stable for $t_{ACC} + 20$ ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings (t_{ACC} or t_{PACC}) provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. While in synchronous mode, the automatic sleep mode is disabled. t_{CC6} in *DC Characteristics* on page 48 represents the automatic sleep mode current specification.

9.3 Output Disable (OE#)

When the OE# input is at V_{IH} , output (A/DQ15-A/DQ0) from the device is disabled and placed in the high impedance state. RDY is not controlled by OE#.



10. Electrical Specifications

10.1 Absolute Maximum Ratings

Storage Temperature Plastic Packages	−65°C to +150°C
Ambient Temperature with Power Applied	−65°C to +125°C
Voltage with Respect to Ground: All Inputs and I/Os except as noted below (Note 1)	-0.5 V to VIO + 0.5 V
V _{CC} (Note 1)	-0.5 V to +2.5 V
V _{IO}	−0.5 V to +2.5 V
V _{PP} (Note 2)	−0.5 V to +9.5 V
Output Short Circuit Current (Note 3)	100 mA

Notes

- Minimum DC voltage on input or I/Os is -0.5 V. During voltage transitions, inputs or I/Os may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 10.1. Maximum DC voltage on input or I/Os is V_{CC} + 0.5 V. During voltage transitions outputs may overshoot to V_{CC} + 2.0 V for periods up to 20 ns. See Figure 10.2.
- 2. Minimum DC input voltage on pin V_{PP} is -0.5V. During voltage transitions, V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 10.1. Maximum DC voltage on pin V_{PP} is +9.5 V, which may overshoot to 10.5 V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
- 4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 10.1 Maximum Negative Overshoot Waveform





Figure 10.2 Maximum Positive Overshoot Waveform



10.2 Operating Ranges

Wireless (I) Devices					
Ambient Temperature (T _A)	−25°C to +85°C				
Ambient Temperature (limited set of conditions for embedded devices)	-40°C to +85°C				
Supply Voltages					
V _{CC} Supply Voltages	+1.70 V to +1.95 V				
V. Cumple Veltages	+1.70 V to +1.95 V				
V _{IO} Supply Voltages	V _{CC(min)} >= V _{IO(min)} - 200mV				

Note

Operating ranges define those limits between which the functionality of the device is guaranteed.



10.3 DC Characteristics

10.3.1 CMOS Compatible

Parameter	Description	Test Conditions (Notes 1 & 2)		Min	Тур	Max	Unit
I _{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ max				±1	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ ma	ax			±1	μΑ
			66 MHz		30	33	mA
		$CE\# = V_{IL}$, $OE\# = V_{IL}$, $WE\# = V_{IH}$, burst length = 8	83 MHz		32	36	mA
		TIA, saletiengal	104 MHz		36	44	mA
			66 MHz		30	35	mA
I _{CCB}	V _{CC} Active burst Read Current	$CE\# = V_{IL}$, $OE\# = V_{IL}$, $WE\# = V_{IH}$, burst length = 16	83 MHz		32	38	mA
			104 MHz		36	40	mA
		CE# = V _{IL} , OE# = V _{IL} ,	66 MHz		32	39	mA
		WE# = V _{IH} ,	83 MHz		36	42	mA
		burst length = Continuous	104 MHz		40	44	mA
I _{IO1}	V _{IO} Non-active Output	OE# = V _{IH} , RDY = Tri-State			20	30	μΑ
I _{IO2}	V _{IO} Standby	CE# = RESET# = V _{CC} ± 0.2V			2	3	μΑ
			10 MHz		40	80	mA
I _{CC1}	V _{CC} Active Asynchronous Read Current	$CE\# = V_{IL}$, $OE\# = V_{IL}$, $WE\# = V_{IH}$	5 MHz		20	40	mA
		·· · IH	1 MHz		10	20	mA
,	V _{CC} Active Write Current	$CE\# = V_{IL}, OE\# = V_{IH},$ $V_{PP} = V_{IH}$	V _{PP}		1	5	μΑ
I _{CC2}	(3) (7)		V _{CC}		30	40	mA
	V Standby Current	CE# = RESET# = V _{CC} ± 0.2 V	V_{PP}		1	5	μΑ
I _{CC3}	V _{CC} Standby Current	CE# = RESE1# = V _{CC} ± 0.2 V	V _{CC}		20	40	μΑ
I _{CC4}	V _{CC} Reset Current	RESET# = V _{IL} , CLK = V _{IL}			150	250	μΑ
I _{CC5}	V _{CC} Active Current	CE# = V _{II} , OE# = V _{II} , V _{PP} = V _{IH}	Continuous Burst 66 MHz		64	78	mA
1005	(Read While Write) (6)	02 = V _{IL} , 02 = V _{IL} , V _P P = V _{IH}	83 MHz		68	,,	
			104 MHz		72		
I _{CC6}	V _{CC} Sleep Current (4)	CE# = V _{IL} , OE# = V _{IH}			20	40	μΑ
,	Accelerated Program Current	CE# = V _{IL} , OE# = V _{IH} ,	V_{PP}		7	10	mA
I _{PP}	(5)	V _{PP} = 9.5 V	V _{CC}		25	28	mA
V _{IL}	Input Low Voltage	V _{IO} = 1.8 V		-0.2		0.4	V
V _{IH}	Input High Voltage	V _{IO} = 1.8 V		V _{IO} - 0.4		V _{IO} + 0.4	
V _{OL}	Output Low Voltage	I_{OL} = 100 μ A, V_{CC} = $V_{CC min}$ = V_{IC}			0.1	V	
V _{OH}	Output High Voltage	$I_{OH} = -100 \mu A$, $V_{CC} = V_{CC min} = V$	V _{IO} – 0.1			V	
V_{HH}	Voltage for Accelerated Program					9.5	٧
V_{LKO}	Low V _{CC} Lock-out Voltage			1.0		1.1	V

- 1. Maximum I_{CC} specifications are tested with $V_{CC} = V_{CC} max$.
- $2. \ \ V_{CC} = V_{IO}$
- 3. I_{CC} active while Embedded Erase or Embedded Program is in progress.
- 4. Device enters automatic sleep mode when addresses are stable for t_{ACC} + 20 ns. Typical sleep mode current is equal to I_{CC3}.
- 5. Total current during accelerated programming is the sum of V_{PP} and V_{CC} currents.
- 6. I_{CC5} applies while reading the status register during program and erase operations.
- 7. Effect of status register polling during write not included.



10.4 AC Test Conditions

Operating Range	Operating Range				
Input level		0.0 to V _{IO}			
Input comparison level		V _{IO} /2			
Output data comparison level	V _{IO} /2				
Load capacitance (C _L)	30 pF				
	66 MHz	3.00 ns			
Transition time (t _T) (input rise and fall times)	83 MHz	2.50 ns			
	104 MHz	1.85 ns			
	66 MHz	3.00 ns			
Transition time (t _T) (CLK input rise and fall times)	83 MHz	2.50 ns			
	104 MHz	1.85 ns			

Figure 10.3 Input Pulse and Test Point





Figure 10.4 Output Load





10.5 Key to Switching Waveforms

Waveform	Inputs	Outputs			
	Steady				
	Changing from H to L				
	Changing from L to H				
XXXXX	Don't Care, Any Change Permitted Changing, State Unknown				
>>> ≪<	Does Not Apply Center Line is High Impedance State (Hig				


10.6 V_{CC} Power Up

Table 10.1 V_{CC} Power-up

Parameter	Description	Test Setup	Speed	Unit
t _{VCS}	V _{CC} Setup Time	Min	300	μs
t _{VIOS}	V _{IO} Setup Time	Min	300	μs
t _{RH}	Time between RESET# (high) and CE# (low)	Min	200	ns

- 1. RESET# must be high after V_{CC} and V_{IO} are higher than V_{CC} minimum.
- 2. $V_{CC} \ge V_{IO} 200 \text{ mV during power-up.}$
- 3. $V_{CC} \& V_{IO}$ ramp rate could be non-linear
- 4. V_{CC} and V_{IO} are recommended to be ramped up simultaneously.

Figure 10.5 V_{CC} Power-up Diagram






10.7 CLK Characterization

Parameter	Description		104 MHz	Unit	
•	CLK Fraguency	Max	104 (2)	MU	
^T CLK	CLK Frequency	Min	DC (1)	MHz	
t _{CLK}	CLK Period	Min	9.6	ns	
t _{CL} /t _{CH}	CLK Low/High Time	Min	0.40 t _{CLK}	ns	

Notes

- 1. DC for operations other than synchronous burst read. See AC Characteristics Table.
- 2. Clock jitter of +-5% is permitted.

Figure 10.6 CLK Characterization



10.8 AC Characteristics

10.8.1 AC Characteristics-Synchronous Burst Read

Parameter (Notes)	Symbol		66	83	104	Unit
Clock Frequency	CLK	Min	120 f	DC (0) for operations other than synchronous burst. 120 for 32 Byte burst read 1000 for continuous burst read		
Clock Cycle	t _{CLK}	Min	15	12	9.6	ns
CLK Rise Time	t _{CLKR}	Max	3.0	2.5	1.92	no
CLK Fall Time	t _{CLKF}	IVIAX	3.0	2.5	1.92	ns
CLK High or Low Time	t _{CLKH/L}	Min	6	5	4	ns
Internal Access Time	t _{IA}	Max		75		ns
Burst Access Time Valid Clock to Output Delay	t _{BACC}	Max	11.2	9	7	ns
AVD# Setup Time to CLK	t _{AVDS}	Min		3.5		ns
AVD# Hold Time from CLK	t _{AVDH}	Min		3 (4)		ns
Address Setup Time to CLK	t _{ACS}	Min		3		ns
Address Hold Time from CLK	t _{ACH}	Min		5		ns
Data Hold Time from Next Clock Cycle	t _{BDH}	Min		3	2	ns
Output Enable to Data	t _{OE}	Max		15		ns
CE# Disable to Output High Z (2)	t _{CEZ}	Max		10		ns
OE# Disable to Output High Z (2)	t _{OEZ}	Max	10			ns
CE# Setup Time to CLK	t _{CES}	Min	3.5			ns
CLK to RDY valid	t _{RACC}	Max	11.2	9	7	ns
CE# low to RDY valid	t _{CR}	Max	10			ns
AVD# Pulse Width	t _{AVDP}	Min		6		ns

- 1. Not 100% tested.
- 2. If OE# is disabled before CE# is disabled, the output goes to High-Z by t_{OEZ} . If CE# is disabled before OE# is disabled, the output goes to High-Z by t_{CEZ} . If CE# and OE# are disabled at the same time, the output goes to High-Z by t_{OEZ} .
- 3. AVD can not be low for 2 subsequent CLK cycles.
- 4. The t_{AVDH} value shown is valid across the entire operating range for temperature and voltage. However, t_{AVDH} is also characterized at -25°C and 1.95V V_{CC}. These are the conditions in which most systems produce the fastest output switching that results in the least output hold time for signals going from the host system to the memory. In these fast corner conditions, t_{AVDH} is specified to be 2.5 ns. This is the acceptable minimum under the same system conditions that also produce the least hold time from a host system.






Figure 10.7 Synchronous Read Mode

10.8.2 AC Characteristics-Asynchronous Read

Parameter	Symbol	Min	Max	Unit
Access Time from CE# Low	t _{CE}	-	80	
Asynchronous Access Time from address valid	t _{ACC}	_	80	
Read Cycle Time	t _{RC}	80	-	
AVD# Low Time	t _{AVDP}	6	_	
Address Setup to rising edge of AVD#	t _{AAVDS}	4	_	
Address Hold from rising edge of AVD#	t _{AAVDH}	3.5	-	
Output Enable to Output Valid	t _{OE}	_	15	ns
CE# Setup to AVD# falling edge	t _{CAS}	0	-	115
CE# Disable to Output & RDY High Z (Note 1)	t _{CEZ}	-	10	
OE# Disable to Output High Z (Note 1)	t _{OEZ}	_	10	
AVD# High to OE# Low	t _{AVDO}	4	_	
CE# low to RDY valid	t _{CR}	-	10	
WE# Disable to AVD# Enable	t _{WEA}	9.6	_	
WE# Disable to OE# Enable	t _{OEH}	4	-	

^{1.} Not 100% tested.

^{2.} If OE# is disabled before CE# is disabled, the output goes to High-Z by t_{OEZ} . If CE# is disabled before OE# is disabled, the output goes to High-Z by t_{CEZ} . If CE# and OE# are disabled at the same time, the output goes to High-Z by t_{OEZ} .






Figure 10.8 Asynchronous Mode Read


- 1. AVD# Transition occurs after CE# is driven to Low and Valid Address Transition occurs before AVD# is driven to Low.
- 2. VA = Valid Read Address, RD = Read Data.



10.8.3 AC Characteristics-Erase/Program Timing

Parameter	Symbol	Min	Тур	Max	Unit
WE# Cycle Time (1)	twc	60	-	-	ns
AVD# low pulse width	t _{AVDP}	6	-	-	ns
Address Setup to rising edge of AVD#	t _{AAVDS}	4	-	-	ns
Address Hold from rising edge of AVD#	t _{AAVDH}	3.5	-	-	ns
Read Recovery Time Before Write	t _{GHWL}	0	-	-	ns
Data Setup to rising edge of WE#	t _{DS}	20	-	-	ns
Data Hold from rising edge of WE#	t _{DH}	0	-	-	ns
CE# Setup to falling edge of WE#	t _{CS}	4	-	-	ns
CE# Hold from rising edge of WE#	t _{CH}	0	-	-	ns
WE# Pulse Width	t _{WP}	25	-	-	ns
WE# Pulse Width High	t _{WPH}	20	-	-	ns
Latency Between Read and Write Operations	t _{SRW}	0	-	-	ns
AVD# Disable to WE# Disable	t _{VLWH}	23.5	-	-	ns
WE# Disable to AVD# Enable	t _{WEA}	9.6	-	-	ns
CE# low to RDY valid	t _{CR}	_	-	10	ns
CE# Disable to Output High Z	t _{CEZ}	_	-	10	ns
OE# Disable to WE# Enable	t _{WEH}	4	-	-	ns
Erase Suspend Latency	t _{ESL}	-	-	30	μs
Program Suspend Latency	t _{PSL}	-	-	30	μs
Erase Resume to Erase Suspend	t _{ERS}	30	-	-	μs
Program Resume to Program Suspend	t _{PRS}	30	-	-	μs

Figure 10.9 Asynchronous Program Operation Timings



^{1.} Sampled, not 100% tested.



10.8.4 Hardware Reset (Reset#)

Table 10.2 Warm-Reset

Parameter					
JEDEC	Std	Description		All Speed Options	Unit
	t _{RP}	RESET# Pulse Width	Min	50	ns
	t _{RH}	Reset High Time Before Read	Min	200	ns
	t _{RPH}	RESET# Low to CE# Low	Min	10	us

Figure 10.10 Reset Timings






Figure 10.11 Latency with Boundary Crossing



- 1. RDY active with data (CR.8 = 0 in the Configuration Register).
- 2. RDY active one clock cycle before data (CR.8 = 1 in the Configuration Register).
- 3. Figure shows the device not crossing a bank in the process of performing an erase or program.



Figure 10.12 Latency with Boundary Crossing into Bank Performing Embedded Operation




- 1. RDY active with data (CR.8 = 0 in the Configuration Register).
- 2. RDY active one clock cycle before data (CR.8 = 1 in the Configuration Register).
- 3. Figure shows the device crossing a bank in the process of performing an erase or program.



10.8.5 Wait State Configuration Register Setup

Figure 10.13 Example of Programmable Wait States



Total number of clock edges following addresses being latched

Configuration Register		Programmable Wait States						
	0000 =		Reserved					
	0001 =		3rd					
	0010 =		4th					
CR.14	0011 =		5th					
CR.13	0100 =		6th					
CR.12	0101 =	1	7th					
CR.11	0110 =	initial data is valid on the	8th	rising CLK edge after addresses are latched				
	0111 =		9th					
	1000 =		10th					
	-							
			•					
	1011 =		13th					
	1100 =	Reserved						
	1111 =	i iesei veu						






Figure 10.14 Back-to-Back Read/Write Cycle Timings

Note

Breakpoints in waveforms indicate that system may alternately read array data from the non-busy bank while checking the status of the program or erase operation in the busy bank. The system should read status twice to ensure valid information.



10.8.6 Erase and Programming Performance

Paran	neter		Typ (Note 1)	Max (Note 2)	Unit	Comments
	128 Kbyte	V _{CC}	0.8/1.3 (Note 6)	3.5 /5.5		
Ocatan Francis Times (Nata 7)	32 Kbyte	V _{CC}	0.35/0.6 (Note 6)	2.0/3.5		
Sector Erase Time (Note 7)	128 Kbyte	V _{PP}	0.8/1.3 (Note 6)	3.5/5.5		
	32 Kbyte	V _{PP}	0.35/0.6 (Note 6)	2.0/3.5		
	•		78/126 (128Mbit)	154/250 (128Mbit)		
		V_{CC}	155/251 (256Mbit)	308/500 (256Mbit)	s	
		(Note 6)	308/500 (512Mbit)	612/998 (512Mbit)		
Ohio Funo Timo (NISA 7)			614/998 (1Gbit)	1228/1996 (1Gbit)		
Chip Erase Time (Note 7)			78/126 (128Mbit)	154/250 (128Mbit)		
		W	155/251 (256Mbit)	308/500 (256Mbit)		
		V _{PP}	308/500 (512Mbit)	612/998 (512Mbit)		
			614/998 (1Gbit)	1228/1996 (1Gbit)		
Single Word Program Time (using Program Buffer)		V _{CC}	170	450		
Effective Word Programming T	ime using	V _{CC}	9.4	94		Excludes system level overhead (Note 4)
Program Write Buffer		V _{PP}	4.8	48	μs	
Total 22 Ward Buffar Brograms	ning Timo	V _{CC}	300	3000		
Total 32-Word Buffer Programr	iling time	V _{PP}	154	1540		
			79 (128Mbit)	157 (128Mbit)		
		V _{CC}	157 (256Mbit)	315 (256Mbit)		
		v _{CC}	315 (512Mbit)	629 (512Mbit)		
Chip Programming Time			629 (1Gbit)	1260 (1Gbit)	s	Excludes system level
(using 32 word buffer)			40 (128Mbit)	80 (128Mbit)	3	overhead (Note 4)
		W	80 (256Mbit)	160 (256Mbit)		
		V _{PP}	160 (512Mbit)	320 (512Mbit)		
			320 (1Gbit)	640 (1Gbit)		
Erase Suspend/Erase Resume	e (t _{ESL})			30	μs	
Program Suspend/Program Re	sume (t _{PSL})			30	μs	
Blank Check				1	ms	

- Typical program and erase times assume the following conditions: 25°C, 1.8 V V_{CC}, 10,000 cycles. Additionally, programming typically assumes a checkerboard pattern.
- 2. Under worst case conditions of 90° C, V_{CC} = 1.70 V, 100,000 cycles.
- 3. In the pre-programming step of the Embedded Erase algorithm, all words are programmed to 00h before erasure.
- 4. System-level overhead is the time required to execute the bus-cycle sequence for the program command. See Table 11.1 on page 60 for further information on command definitions.
- 5. The device has a minimum erase and program cycle endurance of 10,000 cycles.
- 6. The first value excludes pre-programming time, while the second value is inclusive of pre-programming time for the FFFFh pattern, with status polling rate as 400 ns.
- 7. The erase time is calculated from the time of issuing erase command to the completion of erase operation (indicated by status register).



11. Appendix

This section contains information relating to software control or interfacing with the Flash device.

11.1 Command Definitions

All values are in hexadecimal. The S29NS-R family of devices are 16-bit word address oriented. Most system address buses, regardless of data bus size, are byte oriented. It is common practice for system designers to shift the address busses. That is, Flash Address A0 is connected to system Address A1, etc. To accommodate the system designers, addresses are listed in both word address and byte address where applicable. The flash address (word) is listed above the system address (byte).

Table 11.1 Command Definitions (Sheet 1 of 2)

		Cycles	Bus Cycles (Notes 1–4)									
			First		Sec	ond	Thi	Third		ırth		
	Command Sequence	0	Addr	Data	Addr	Data	Addr	Data	Addr	Data		
Rea	ıd		RA	RD								
Res	et	1	Х	F0								
Writ	te Buffer Load (8)	4-35	(SA) 555 (SA) AAA	25	(SA) 2AA (SA) 554	WC	(SA) PA (11)	PD	(SA) PA (12)	PD		
Buff	er to Flash	1	(SA) 555 (SA) AAA	29								
Chip	o Erase	2	(SA) 555 (SA) AAA	80	(SA) 2AA (SA) 554	10						
Sec	tor Erase	2	(SA) 555 (SA) AAA	80	(SA) 2AA (SA) 554	30						
Rea	d Status Register	2	(SA) 555 (SA) AAA	70	(SA)	RR						
Clea	ar Status Register	1	(SA) 555 (SA) AAA	71								
Prog	gram Suspend (5)	1	XXX	51								
Prog	gram Resume (5)	1	(SA) 000	50								
Eras	se Suspend (6)	1	XXX	В0								
Eras	se Resume (6)	1	(SA) 000	30								
Blank Check		1	(SA) 555 (SA) AAA	33								
Sec	tor Lock/Unlock	3	555 AAA	60	2AA 554	60	SLA	60				
Sec	tor Lock Range	4	555 AAA	60	2AA 554	60	SLA	61	SLA	61		
				ID/CF	I Command De	efinitions						
ID/CFI	ID/CFI Entry (7) (10)	1	(SA) X55 (SA) XAA	90 or 98								
) <u>(</u>	ID/CFI Read	1	(SA) RA	data								
	ID/CFI Exit	1	XXX	FO								
				Configura	ation Comman	d Definitions						
je.	Configuration Register Entry (7) (10)	1	(SA) 555 (SA) AAA	D0								
Regist	Write Buffer Load	3	(SA) 555 (SA) AAA	25	(SA) 2AA (SA) 554	0	(SA) X00	PD				
Configuration Register	Buffer to Flash (Configuration Register)	1	(SA) 555 (SA) AAA	29								
Confi	Configuration Register Read	1	(SA) X00	RR								
	Configuration Register Exit	1	XXX	FO								



Table 11.1 Command Definitions (Sheet 2 of 2)

			Bus Cycles (Notes 1–4)								
			First		Second		Third		Fourth		
	Command Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
				SSR Lo	ck Command I	Definitions					
	SSR Lock Entry	1	(SA) 555	40							
	(7) (10)		(SA) AAA	40							
*	Write Buffer Load (8)	3	(SA) 555	25	(SA) 2AA	0	(SA) 00	PD			
Loo	· · · · · · · · · · · · · · · · · · ·	Ů	(SA) AAA		(SA) 554		(6/.) 66				
SSR Lock	Buffer to Flash 1	1	(SA) 555	29							
0,	Bullot to Flaori	·	(SA) AAA								
	SSR Lock Read	1	(SA) XXX	RR							
	SSR Lock Exit	1	XXX	F0							
				Secure Silicor	n Region Comi	mand Definiti	ons				
	Secure Silicon Region Entry	1	(SA) 555	55 88							
io	(7) (10)		(SA) AAA	00							
Reg	Write Buffer Load (8)	4-35	(SA) 555	25	(SA) 2AA	WC	(SA) PA	PD	(SA) PA	PD	
con	Willo Builor Edua (0)	. 00	(SA) AAA	20	(SA) 554		(6/1) 1/1	1.0			
Secure Silicon Region	Buffer to Flash	1	(SA) 555	29							
cure	24		(SA) AAA								
Sec	Secure Silicon Region Read	1	(SA) RA	RD							
	Secure Silicon Region Exit	1	XXX	F0							

Legend

X = Don't care

RA = Address of the location to be read.

RD = Read Data from location RA during read operation.

RR = Read Register value

PA = Address of the memory location to be programmed.

PD = Data to be programmed at location PA.

BA = Address bits sufficient to select a bank

SA = Address bits sufficient to select a sector

SLA = Sector Lock Address

WBL = Write Buffer Location. Address must be within the same write buffer page as PA.

WC = Word Count. Number of write buffer locations to load minus 1.

- 1. See Section 7., Device Operations on page 23 for description of bus operations.
- 2. Except for the following, all bus cycles are write cycle: read cycle during Read, ID/CFI Read (Manufacturing ID, Device ID, Indicator Bits), Configuration Register read, Secure Silicon Region Read, SSR Lock Read, and 2nd cycle of Status Register Read
- 3. Data bits DQ15-DQ8 are don't care in command sequences, except for RD, PD, and WD.
- 4. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset command to return the device to reading array data
- 5. The Program Resume command is valid only during the Program Suspend mode/state.
- 6. The Erase Resume command is valid only during the Erase Suspend mode/state.
- 7. Command is valid when all banks are ready to read array data.
- 8. The total number of cycles in the command sequence is determined by the number of words written to the write buffer.
- 9. V_{PP} must be at V_{HH} during the entire operation of this command
- 10. Entry commands are needed to enter a specific mode to enable instructions only available within that mode.
- 11. Must be the lowest word address of the words being programmed within the 32 word write buffer page. This is not necessarily the lowest address of the page. Data words are loaded into the write page buffer in sequential order from lowest to highest address.
- 12. Subsequent addresses must fall within the same Sector and Page as the initial starting address.



11.2 Device ID and Common Flash Memory Interface Address Map

The Device ID fields occupy the first 32 bytes of address space followed by the Common Flash Interface data structure. The Common Flash Interface (CFI) specification defines a standardized data structure containing device specific parameter, structure, and feature set information, which allows vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and back-ward-compatible for the specified flash device families. Flash driver software can be standardized for long-term compatibility.

This device enters the ID/CFI mode when the system writes the ID/CFI Query command, 90h or 98h, to address (SA)55h any time all banks are in read mode (the CU is in Idle State). The system can then read ID and CFI information at the addresses, within the selected sector, given in the following tables. To terminate reading ID/CFI, the system must write the reset command.

Table 11.2 ID/CFI Data (Sheet 1 of 5) (Note 1)

			DATA				
	Word Offset Address	Byte Offset Address	NS01GR	NS512R	NS256R	NS128R	Description
	(SA) + 00h	(SA) + 00h		000	01h		Spansion Manufacturer ID
	(SA) + 01h	(SA) + 02h	(NS) 377Eh	(NS) 387Eh	(NS) 397Eh	(NS) 3A7Eh	Device ID, Word 1 Extended ID address code. Indicates an extended two byte device ID is located at byte address 1Ch and 1Eh.
	(SA) + 02h	(SA) + 04h		Rese	erved		Reserved
	(SA) + 03h	(SA) + 06h		TE	3D		Revision ID
	(SA) + 04h	(SA) + 08h		Rese	erved		Reserved
	(SA) + 05h	(SA) + 0Ah		Rese	erved		Reserved
	(SA) + 06h	(SA) + 0Ch		00	10h		ID Version
	(SA) + 07h (SA) + 0Eh (SA) + 0Eh DQ15 - DQ8 = Reserved DQ7 - Factory Lock Bit: 1 = Locked; 0 = Not Locked DQ6 - Customer Lock Bit: 1 = Locked; 0 = Not locked DQ5 - DQ0 = Reserved				Indicator Bits		
tion	(SA) + 08h	(SA) + 10h		Rese	erved		Reserved
ifica	(SA) + 09h	(SA) + 12h		Rese	erved		Reserved
lent	(SA) + 0Ah	(SA) + 14h		Rese	erved		Reserved
ce Ic	(SA) + 0Bh	(SA) + 16h		Rese	erved		Reserved
Device Identification	(SA) + 0Ch	(SA) + 18h	1 = Stat 0 = Stat Bit 1 - DQ F 1 = DQ 0 = DQ Bit 3-2 - Co 11 = Re 10 = Re 01 = Re	us Register Sus Register us register repolling Suppribits polling subtis polling remmand Set served served duced Comid Command	Supported not Supported ort supported not supported Support		Lower Software Bits
	(SA) + 0Dh	(SA) + 1Ah		Rese	erved		Upper Software Bits Reserved
	(SA) + 0Eh	(SA) + 1Ch	3715h	3816h	3917h	3A35h	High Order Device ID, Word 2
	(SA) + 0Fh	(SA) + 1Eh	3703	3803h	3903h	3A03h	Low Order Device ID, Word 3



Table 11.2 ID/CFI Data (Sheet 2 of 5) (Note 1)

			DATA								
	Word Offset Address	Byte Offset Address	NS01GR	NS512R	NS256R	NS128R	Description				
	CFI Query Identification String										
	(SA) + 10h	(SA) + 20h		005	51h						
	(SA) + 11h	(SA) + 22h		0052h			Query Unique ASCII string "QRY"				
	(SA) + 12h	(SA) + 24h		005	59h						
	(SA) + 13h	(SA) + 26h		000)2h		Primary Algorithm Command Set (Spansion =				
FS	(SA) + 14h	(SA) + 28h		000	00h		0002h)				
ပ	(SA) + 15h	(SA) + 2Ah		004	10h		Address for Primary Extended Table				
	(SA) + 16h	(SA) + 2Ch		000	00h		Address for Filliary Extended Table				
	(SA) + 17h	(SA) + 2Eh		000	00h		Alternate Algorithm Command Set (00h = none				
	(SA) + 18h	(SA) + 30h		000	00h		exists)				
	(SA) + 19h	(SA) + 32h		000	00h		Address for Secondary Algorithm extended Query				
	(SA) + 1Ah	(SA) + 34h		000	00h		Table (00h = none exists)				
			1	Sys	tem Interfac	e String					
	(SA) + 1Bh	(SA) + 36h		0017h			V _{CC} Logic Supply Minimum Program/Erase or Write voltage D7-D4: Volt				
							D3-D0: 100 millivolt				
	(SA) + 1Ch	(SA) + 38h		0019h			V _{CC} Logic Supply Maximum Program/Erase or Write voltage D7-D4: Volt D3-D0: 100 millivolt				
	(SA) + 1Dh	(SA) + 3Ah		0085h			V _{PP} [Programming] Supply Minimum Program/ Erase voltage (00h = no V _{PP} pin present)				
nterfac	(SA) + 1Eh	(SA) + 3Ch		009	95h		V _{PP} [Programming] Supply Maximum Program/ Erase voltage (00h = no V _{PP} pin present)				
-lash Ir	(SA) + 1Fh	(SA) + 3Eh		000)8h		Typical Word Programming Time per single word 2^N μs (e.g. < or = 32 μs)				
Common Flash Interface	(SA) + 20h	(SA) + 40h		000	09h		Typical Program Time for programming the complete buffer 2^N μs (e.g. < or = 256 μs) (00h = not supported)				
٥	(SA) + 21h	(SA) + 42h		000)Ah		Typical Time for Sector Erase 2 ^N μs				
	(SA) + 22h	(SA) + 44h	0014h	0014h 0013h 0012h 0011h			Typical Time for full chip erase 2^N μs (00h = not supported)				
	(SA) + 23h	(SA) + 46h		0003h			Max. Program Time per single word [2 ^N times typical value]				
	(SA) + 24h	(SA) + 48h		0003h			Max. Program Time using buffer [2 ^N times typical value]				
	(SA) + 25h	(SA) + 4Ah		000)3h		Max. Time for sector erase [2 ^N times typical value]				
	(SA) + 26h	(SA) + 4Ch		000	03h		Max. Time for full chip erase [2 ^N times typical value] (00h = not supported)				



Table 11.2 ID/CFI Data (Sheet 3 of 5) (Note 1)

			DATA				
	Word Offset Address	Byte Offset Address	NS01GR	NS512R	NS256R	NS128R	Description
				Devic	Definition		
	(SA) + 27h	(SA) + 4Eh	001Bh	001Ah	0019h	0018h	Device Size = 2 ^N byte
	(SA) + 28h	(SA) + 50h		000	01h		Flash Device Interface 0h = x8 1h = x16 2h = x8/x16 3h = x32 [lower byte]
	(SA) + 29h	(SA) + 52h		000	00h		[upper byte] (00h = not supported)
	(SA) + 2Ah	(SA) + 54h		000	06h		Max. number of bytes in multi-byte buffer write = 2^N [lower byte]
	(SA) + 2Bh	(SA) + 56h		000	00h		[upper byte] (00h = not supported)
sh Interface	(SA) + 2Ch	(SA) + 58h	0001h		0002h		Number of Erase Block Regions within device (Number of regions within the device containing one or more contiguous Erase Blocks of the same size)
Common Flash Interface	(SA) + 2Dh	(SA) + 5Ah	00FFh	00FFh	00FEh	007Eh	Erase Block Region 1 information [lower byte] - Number of Erase sectors of identical size within the Erase Block Region. 00h = 1 sector; 01h = 2 sectors 02h = 3 sectors 03h = 4 sectors
	(SA) + 2Eh	(SA) + 5Ch	0003h	0001h	000	00h	[upper byte]
	(SA) + 2Fh	(SA) + 5Eh	0000h				[lower byte] - Sector Size in bytes divided by 256 (n [bytes]h = sector size / 256)
	(SA) + 30h	(SA) + 60h	0002h				[upper byte]
	(SA) + 31h	(SA) + 62h	00FFh	00FFh	0003h	0003h	
	(SA) + 32h	(SA) + 64h	0003h	0001h	000	00h	Erase block Region 2 Information
	(SA) + 33h	(SA) + 66h	000	00h	008	30h	Liase block negion 2 information
	(SA) + 34h	(SA) + 68h		0000h			



Table 11.2 ID/CFI Data (Sheet 4 of 5) (Note 1)

П			DATA				<u> </u>
	Word Offset Address	Byte Offset Address	NS01GR	NS01GR NS512R NS256R NS128			
			Pri	imary Algor	ithm-Specif	ic Extended	d Query
	(SA) + 40h	(SA) + 80h		009	50h		
	(SA) + 41h	(SA) + 82h	0052h				Query Unique ASCII string "PRI"
	(SA) + 42h	(SA) + 84h		004	49h		1
	(SA) + 43h	(SA) + 86h		000	31h		Major CFI version number, ASCII
	(SA) + 44h	(SA) + 88h		003	34h		Minor CFI version number, ASCII
	(SA) + 45h	(SA) + 8Ah		002	20h		Address Sensitive Unlock (Bits 1-0): 00b = Required 01b = Not required Process Technology (Bits 5-2) 0011b = 130 nm Floating-Gate Technology 0100b = 110 nm MirrorBit™ Technology 0101b = 90 nm Floating-Gate Technology 0110b = 90 nm MirrorBit™ Technology 1000b = 65 nm MirrorBit™ Technology
	(SA) + 46h	(SA) + 8Ch		000	02h		Erase Suspend 0= Not supported 1 = To Read Only 2 = To Read & Write
	(SA) + 47h	(SA) + 8Eh		000	01h		Sector Protection per Group 0 = not Supported X = number of sectors in per group
terface	(SA) + 48h	(SA) + 90h		0001h			Sector Temporary Unprotect 00h = Not Supported 01h = Supported
Common Flash Interface	(SA) + 49h	(SA) + 92h	0009h				Sector Protect/Unprotect scheme 08h = Advanced Sector Protection 09h = Single-Sector Lock + Sector Lock Range
Comr	(SA) + 4Ah	(SA) + 94h	03C0h	01E0h	00F0h	0070h	Simultaneous Operations Number of Sectors in all banks except Boot Bank
	(SA) + 4Bh	(SA) + 96h		000	01h		Burst Mode Type 00h = Not Supported 01h = Supported
	(SA) + 4Ch	(SA) + 98h	0000h (NS-R)				Page Mode Type 00h = Not Supported 01h = 4-Word Page 02h = 8-Word Page 04h = 16-Word Page
	(SA) + 4Dh	(SA) + 9Ah	0085h				V _{PP} (Acceleration) Supply Minimum 00h = Not Supported D7-D4: Volt D3-D0: 100 millivolt
	(SA) + 4Eh	(SA) + 9Ch	0095h				V _{PP} (Acceleration) Supply Maximum 00h = Not Supported D7-D4: Volt D3-D0: 100 millivolt
	(SA) + 4Fh	(SA) + 9Eh	00	Dh	03h		Top/Bottom Sector Flag 00h = Uniform 01h = Dual Boot 02h = Bottom boot 03h = Top boot
	(SA) + 50h	(SA) + A0h		000	01h		Program Suspend 00h = Not Supported 01h= Supported



Table 11.2 ID/CFI Data (Sheet 5 of 5) (Note 1)

			DATA				
	Word Offset Address	Byte Offset Address	NS01GR	NS512R	NS256R	NS128R	Description
	(SA) + 51h	(SA) + A2h		000	00h		Unlock Bypass 00h = Not Supported 01h = Supported
ace	(SA) + 52h	(SA) + A4h		000)8h		Secure Silicon Region (Customer SSR Area) Size 2 ^N bytes
Common Flash Interface	(SA) + 53h	(SA) + A6h		000)Eh		Hardware Reset Low Time-out until reset is completed during an embedded algorithm - Maximum 2^N ns (e.g. 10 μ s => n = E)
Common	(SA) + 54h	(SA) + A8h		000	DEh		Hardware Reset Low Time-out until reset is completed not during an embedded algorithm - Maximum 2^N ns (e.g. 10 μ s => n = E)
	(SA) + 55h	(SA) + AAh		000)5h		Erase Suspend Time-out Maximum 2N ns
	(SA) + 56h	(SA) + ACh		000)5h		Program Suspend Time-out Maximum 2 ^N ns
	(SA) + 57h	(SA) + AEh		001	10h		Bank Organization: X= Number of banks
	(SA) + 58h	(SA) + B0h	0040h	0020h	0010h	0008h	Bank 0 Region Information. X= Number of sectors in bank
	(SA) + 59h	(SA) + B2h	0040h	0020h	0010h	0008h	Bank 1 Region Information. X= Number of sectors in bank
	(SA) + 5Ah	(SA) + B4h	0040h	0020h	0010h	0008h	Bank 2 Region Information. X= Number of sectors in bank
	(SA) + 5Bh	(SA) + B6h	0040h	0020h	0010h	0008h	Bank 3 Region Information. X= Number of sectors in bank
	(SA) + 5Ch	(SA) + B8h	0040h	0020h	0010h	0008h	Bank 4 Region Information. X= Number of sectors in bank
	(SA) + 5Dh	(SA) + BAh	0040h	0020h	0010h	0008h	Bank 5 Region Information. X= Number of sectors in bank
erface	(SA) + 5Eh	(SA) + BCh	0040h	0020h	0010h	0008h	Bank 6 Region Information. X= Number of sectors in bank
Common Flash Interface	(SA) + 5Fh	(SA) + BEh	0040h	0020h	0010h	0008h	Bank 7 Region Information. X= Number of sectors in bank
non Fl	(SA) + 60h	(SA) + C0h	0040h	0020h	0010h	0008h	Bank 8 Region Information. X= Number of sectors in bank
Comr	(SA) + 61h	(SA) + C2h	0040h	0020h	0010h	0008h	Bank 9 Region Information. X= Number of sectors in bank
	(SA) + 62h	(SA) + C4h	0040h	0020h	0010h	0008h	Bank 10 Region Information. X= Number of sectors in bank
	(SA) + 63h	(SA) + C6h	0040h	0020h	0010h	0008h	Bank 11 Region Information. X= Number of sectors in bank
	(SA) + 64h	(SA) + C8h	0040h	0020h	0010h	0008h	Bank 12 Region Information. X= Number of sectors in bank
	(SA) + 65h	(SA) + CAh	0040h	0020h	0010h	0008h	Bank 13 Region Information. X= Number of sectors in bank
	(SA) + 66h	(SA) + CCh	0040h	0020h	0010h	0008h	Bank 14 Region Information. X= Number of sectors in bank
	(SA) + 67h	(SA) + CEh	0040h	0020h	0013h	000Bh	Bank 15 Region Information. X= Number of sectors in bank



12. Revision History

Section	Description						
Revision 01 (December 12, 2007)							
	Initial release						
Revision 02 (February 27, 2008)							
DC Characteristics	Modified V _{CC} Lock-Out spec to state 1.0V (min) and 1.1V (max)						
AC Characteristics	Updated Section 10.9.1 for timing parameters (t _{BACC} , t _{AVDH} , t _{AVDS} and t _{ACS})						
Revision 03 (May 9, 2008)							
	Revised Table 10.3.1 as follows:						
	Changed V _{CC} section of I _{PP} to be 25 mA (typ) and 28 mA (max)						
DC Characteristics	Updated I _{CC5} values						
	Changed V _{CC} section of I _{CC2} to be 30 mA (typ)						
	Updated I _{CCB} values						
Capacitance	Removed Section						
	Revised Table 10.9.6 as follows:						
	Changed Single Word Program Time (using write buffer) to 170 µs (typ) and 450 µs (max)						
Free and Dragramming Devicements	Updated sector erase time						
Erase and Programming Performance	Updated chip erase time (both V _{CC} and V _{PP})						
	Added Note 6						
	Added Note 7						
CFI Table	Updated CFI values						



Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2007-2008 Spansion Inc. All rights reserved. Spansion®, the Spansion Logo, MirrorBit®, MirrorBit® Eclipse™, ORNAND™, ORNAND2™, HD-SIM™ and combinations thereof, are trademarks of Spansion LLC in the US and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.