

DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converter DAC1220/DAC1222 12-Bit Binary Multiplying D/A Converter

General Description


The DAC1020 and the DAC1220 are, respectively, 10 and 12-bit binary multiplying digital-to-analog converters. A deposited thin film R-2R resistor ladder divides the reference current and provides the circuit with excellent temperature tracking characteristics (0.0002%/°C linearity error temperature coefficient maximum). The circuit uses CMOS current switches and drive circuitry to achieve low power consumption (30 mW max) and low output leakages (200 nA max). The digital inputs are compatible with DTL/TTL logic levels as well as full CMOS logic level swings. This part, combined with an external amplifier and voltage reference, can be used as a standard D/A converter; however, it is also very attractive for multiplying applications (such as digitally controlled gain blocks) since its linearity error is essentially independent of the voltage reference. All inputs are protected from damage due to static discharge by diode clamps to V+ and around.

This part is available with 10-bit (0.05%), 9-bit (0.10%), and 8-bit (0.20%) non-linearity guaranteed over temperature

(note 1 of electrical characteristics). The DAC1020, DAC1021 and DAC1022 are direct replacements for the 10bit resolution AD7520 and AD7530 and equivalent to the AD7533 family. The DAC1220 and DAC1222 are direct replacements for the 12-bit resolution AD7521 and AD7531 family.

Features

- Linearity specified with zero and full-scale adjust only
- Non-linearity guaranteed over temperature
- Integrated thin film on CMOS structure
- 10-bit or 12-bit resolution
- Low power dissipation 10 mW @15V typ
- Accepts variable or fixed reference $-25V \le V_{\text{BFF}} \le 25V$
- 4-quadrant multiplying capability
- Interfaces directly with DTL, TTL and CMOS
- Fast settling time—500 ns typ
- Low feedthrough error—¹/₂ LSB @100 kHz typ



N18A

©1996 National Semiconductor Corporation TL/H/5689

Note. Devices may be ordered by either part number.

Package Outline

```
RRD-B30M96/Printed in U. S. A.
```

http://www.national.com

J18A

DAC 1220/DAC1222 12-Bit Binary Multiplying 020/D AC 1021/DAC 1022 10-Bit Binary M D/A ultiplying Converte D/A Converte

Downloaded from Elcodis.com electronic components distributor

May 1996

Absolute Maximum Ratings (Note 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/Distributors for availability an	a specifications.
V ⁺ to Gnd	17V
V _{REF} to Gnd	±25V
Digital Input Voltage Range	V+ to Gnd
DC Voltage at Pin 1 or Pin 2 (Note 3)	-100 mV to V $^+$
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
ESD Susceptibility (Note 4)	800V

Operating Ratings			
	Min	Max	Units
Temperature (T _A)			
DAC1020LIV, DAC1220LCJ,			
DAC1222LCJ	-40	+85	°C
DAC1020LCN, DAC1020LCV,			
DAC1021LCN	0	+70	°C
DAC1022LCN, DAC1220LCN	0	+70	°C
DAC1222LCN	0	+70	°C

Electrical Characteristics (V $^+$ = 15V, V_{REF} = 10.000V, T_A = 25°C unless otherwise specified)

Parameter	Conditions	DAC	1020, D/ DAC10	AC1021, 22	DAC1220, DAC1222			Units
		Min	Тур	Max	Min	Тур	Max	
Resolution		10			12			Bits
Linearity Error 10-Bit Parts 9-Bit Parts	$\label{eq:T_MIN} \begin{split} &T_A \!<\! T_{MAX}, \\ &-10V \!<\! V_{REF} \!<\! +10V, \\ &(\text{Note 1) End Point Adjustment Only} \\ &(\text{See Linearity Error in Definition of Terms}) \\ &DAC1020, DAC1220 \\ &DAC1021 \end{split}$			0.05 0.10			0.05 0.10	% FSR % FSR
8-Bit Parts	DAC1022, DAC1222			0.20			0.20	% FSR
Linearity Error Tempco	$-10V \le V_{REF} \le +10V$, (Notes 1 and 2)			0.0002			0.0002	% FS/°0
Full-Scale Error	$-10V \le V_{REF} \le +10V$, (Notes 1 and 2)		0.3	1.0		0.3	1.0	% FS
Full-Scale Error Tempco	T _{MIN} <t<sub>A<t<sub>MAX, (Note 2)</t<sub></t<sub>			0.001			0.001	% FS/°C
Output Leakage Current IOUT 1 IOUT 2	T _{MIN} ≤T _A ≤T _{MAX} All Digital Inputs Low All Digital Inputs High			200 200			200 200	nA nA
Power Supply Sensitivity	All Digital Inputs High, $14V \le V^+ \le 16V$, (Note 2), (<i>Figure 2</i>)		0.005			0.005		% FS/V
V _{REF} Input Resistance		10	15	20	10	15	20	kΩ
Full-Scale Current Settling Time	$R_L = 100\Omega$ from 0 to 99. 95% FS All Digital Inputs Switched Simultaneously		500			500		ns
V _{REF} Feedthrough	All Digital Inputs Low, V _{REF} = 20 Vp-p @ 100 kHz J Package (Note 4) N Package		6	10 9 5		6 2	10 9 5	mVp-p mVp-p mVp-p
Output Capacitance								
IOUT 1	All Digital Inputs Low All Digital Inputs High		40 200			40 200		pF pF
IOUT 2	All Digital Inputs Low All Digital Inputs High		200 40			200 40		pF pF

Parameter	Conditions	DAG	C1020, DAO DAC1022	,	DAG	Units		
		Min	Тур	Max	Min	Тур	Max	
Digital Input Low Threshold High Threshold	<i>(Figure 1)</i> T _{MIN} <t<sub>A<t<sub>MAX T_{MIN}<t<sub>A<t<sub>MAX</t<sub></t<sub></t<sub></t<sub>	2.4		0.8	2.4		0.8	v v
Digital Input Current	T _{MIN} ≤T _A ≤T _{MAX} Digital Input High Digital Input Low		1 50	100 200		1 50	100 200	μA μA
Supply Current	All Digital Inputs High All Digital Inputs Low		0.2 0.6	1.6 2		0.2 0.6	1.6 2	mA mA
Operating Power Supply Range	(Figures 1 and 2)	5		15	5		15	V

Note 1: $V_{REF} = \pm 10V$ and $V_{REF} = \pm 1V$. A linearity error temperature coefficient of 0.0002% FS for a 45°C rise only guarantees 0.009% maximum change in linearity error. For instance, if the linearity error at 25°C is 0.045% FS it could increase to 0.054% at 70°C and the DAC will be no longer a 10-bit part. Note, however, that the linearity error is specified over the device full temperature range which is a more stringent specification since *it includes* the linearity error temperature coefficient.

Note 2: Using internal feedback resistor as shown in Figure 3.


Note 3: Both I_{OUT 1} and I_{OUT 2} must go to ground or the virtual ground of an operational amplifier. If V_{REF}=10V, every millivolt offset between I_{OUT 1} or I_{OUT 2}, 0.005% linearity error will be introduced.


Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 5: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 6: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^{\circ}$ C, and the typical junction-to-ambient thermal resistance of the J18 package when board mounted is 85°C/W. For the N18 package, θ_{JA} is 120°C/W, for the N16 this number is 125°C/W, and for the V20 this number is 95°C/W.

Typical Performance Characteristics





3

Typical Applications

The following applications are also valid for 12-bit systems using the DAC1220 and 2 additional digital inputs.

Operational Amplifier Bias Current (Figure 3)

The op amp bias current, Ib, flows through the 15k internal feedback resistor. BI-FET op amps have low Ib and, therefore, the $15k \times \, I_b$ error they introduce is negligible; they are strongly recommended for the DAC1020 applications.

V_{OS} Considerations

The output impedance, $\mathsf{R}_{\mathsf{OUT}}$, of the DAC is modulated by the digital input code which causes a modulation of the operational amplifier output offset. It is therefore recommended to adjust the op amp V_{OS}. R_{OUT} is ~ 15k if more than 4 digital inputs are high; R_{OUT} is ~ 45k if a single digital input is high, and $\mathsf{R}_{\mathsf{OUT}}$ approaches infinity if all inputs are low.

Operational Amplifier VOS Adjust (Figure 3)


Connect all digital inputs, A1-A10, to ground and adjust the potentiometer to bring the op amp V_{OUT} pin to within ± 1 mV from ground potential. If V_{REF} is less than 10V, a finer V_{OS} adjustment is required. It is helpful to increase the resolution of the V_{OS} adjust procedure by connecting a 1 $k\Omega$ resistor between the inverting input of the op amp to ground. After V_{OS} has been adjusted, remove the 1 k Ω .


Full-Scale Adjust (Figure 4)

Switch high all the digital inputs, A1-A10, and measure the op amp output voltage. Use a 500 Ω potentiometer, as shown, to bring $\|V_{OUT}\|$ to a voltage equal to V_{REF} \times 1023/1024.


SELECTING AND COMPENSATING THE OPERATIONAL AMPLIFIER

Op Amp Family	C _F	Ri	Р	vw	Circuit Settling Time, t _s	Circuit Small Signal BW
LF357	10 pF	2.4k	25k	V+	1.5 μs	1M
LF356	22 pF	~	25k	V+	3 µs	0.5M
LF351	24 pF	∞	10k	V-	4 μs	0.5M
LM741	0	∞	10k	V-	40 µs	200 kHz





5



COMPLEMENTARY OFFSET BINARY (BIPOLAR) OPERATION

		DI	GI	ΓA	LII	NP	V _{OUT}			
0	0	0	0	0	0	0	0	0	0	+ V _{REF}
0	0	0	0	0	0	0	0	0	1	$V_{REF} imes$ 1022/1024
0	1	1	1	1	1	1	1	1	1	$V_{\sf REF} imes$ 2/1024
1	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	1	$-V_{\sf REF} imes$ 2/1024
1	1	1	1	1	1	1	1	1	1	-V _{REF} (1022/1024)

Note that:

•
$$I_{OUT 1} + I_{OUT 2} = \frac{V_{REF}}{R_{LADDER}} \times \left(\frac{1023}{1024}\right)$$

- By doubling the output range we get half the resolution
- The 10M resistor, adds a 1 LSB "thump", to allow full offset binary operation where the output reaches zero for the half-scale code. If symmetrical output excursions are required, omit the 10M resistor.


FIGURE 7. Bipolar 4-Quadrant Multiplying Configuration


Operational Amplifiers VOS Adjust (Figure 7)

- a) Switch all the digital inputs high; adjust the V_{OS} potentiometer of op amp B to bring its output to a value equal to $-\left(V_{REF}/1024\right)$ (V).
- b) Switch the MSB high and the remaining digital inputs low. Adjust the V_{OS} potentiometer of op amp A, to bring its output value to within a 1 mV from ground potential. For V_{REF} < 10V, a finer adjust is necessary, as already mentioned in the previous application.

Gain Adjust (Full-Scale Adjust)

Assuming that the external 10k resistors are matched to better than 0.1%, the gain adjust of the circuit is the same with the one previously discussed.







 $R3 + R1 ||R2 = R; A_V^- = \frac{V_{OUT(PEAK)}}{V_{REF}}, R = 20k$


• Example: V_{REF} = 2V, V_{OUT} (swing) \cong \pm 10V: A_V^- = 5V Then R4 = 9R, R1 = 0.8 R2. If R1 = 0.2R then R2 = 0.25R, R3 = 0.64R

FIGURE 9. Bipolar Configuration with Increased Output Swing



Downloaded from Elcodis.com electronic components distributor





Downloaded from Elcodis.com electronic components distributor

Definition of Terms


Resolution: Resolution is defined as the reciprocal of the number of discrete steps in the D/A output. It is directly related to the number of switches or bits within the D/A. For example, the DAC1020 has 2^{10} or 1024 steps while the DAC1220 has 2^{12} or 4096 steps. Therefore, the DAC1020 has 10-bit resolution, while the DAC1220 has 12-bit resolution.

Linearity Error: Linearity error is the maximum deviation from *a straight line passing through the endpoints of the* D/A *transfer characteristic.* It is measured after calibrating for zero (see V_{OS} adjust in typical applications) and full-scale. Linearity error is a design parameter intrinsic to the device and cannot be externally adjusted.


Power Supply Sensitivity: Power supply sensitivity is a measure of the effect of power supply changes on the D/A full-scale output.


Settling Time: Full-scale settling time requires a zero to fullscale or full-scale to zero output change. Settling time is the time required from a code transition until the D/A output reaches within $\pm \frac{1}{2}$ LSB of final output value.


Full-Scale Error: Full-scale error is a measure of the output error between an ideal D/A and the actual device output. Ideally, for the DAC1020 full-scale is V_{REF}-1 LSB. For V_{REF}=10V and unipolar operation, V_{FULL-SCA-LE}=10.000V—9.8 mV=9.9902V. Full-scale error is adjustable to zero as shown in *Figure 5*.



11







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.