


### **Precision 1-18 Clock Buffer**

#### **Features**

- High-speed, to 100 MHz
- Low-noise non-inverting 1-18 buffer
- Supports up to four SDRAM DIMMs
- Low skew (< 250ps) between any two output clocks
- I<sup>2</sup>C Serial Configuration interface
- Multiple V<sub>DD</sub>, V<sub>SS</sub> pins for noise reduction
- 3.3V power supply voltage
- Separate Hi-Z pin for testing
- · Packaging:
  - 48-pin SSOP (V)

### **Block Diagram**



### **Description**

The PI6C180, a high-speed low-noise 1-18 non-inverting buffer designed for SDRAM clock buffer applications operates up to 100 MHz.

At power up all SDRAM output are enabled and active. The I<sup>2</sup>C Serial control may be used to individually activate/deactivate any of the 18 output drivers.


The output enable (OE) pin may be pulled low to put all outputs in a Hi-Z state.

#### Note:

1

Purchase of I<sup>2</sup>C components from Pericom conveys a license to use them in an I<sup>2</sup>C system as defined by Philips.

### Pin Configuration



PS8141F



# **Pin Description**

Pin	Symbol	Type	Qty	Description
4, 5, 8, 9	SDRAM[0-3]	О	4	SDRAM Byte 0 clock output
13, 14, 17, 18	SDRAM[4-7]	О	4	SDRAM Byte 1 clock output
31, 32, 35, 36	SDRAM[8-11]	О	4	SDRAM Byte 2 clock output
40, 41, 44, 45	SDRAM[12-15]	О	4	SDRAM Byte 3 clock output
21, 28	SDRAM[16-17]	О	4	SDRAM clock outputs usable for feedback
11	Buf_IN	Ι	1	Input for 1-18 buffer
38	OE	Ι	1	Hi-Z all outputs when held LOW. Has a >100kΩ internal pull-up resistor
24	S <sub>DATA</sub>	I/O	1	Data pin for I <sup>2</sup> C circuitry. Has a >100kΩ internal pull-up resistor
25	S <sub>CLOCK</sub>	I/O	1	Clock pin for I <sup>2</sup> C circuitry. Has a >100kΩ internal pull-ip resistor
3, 7, 12, 16, 20, 29, 33, 37, 42, 46	V <sub>DD[0-9]</sub>	Power	10	3.3V power supply for SDRAM buffers
6, 10, 15, 19, 22, 27, 30, 34, 39, 43	V <sub>SS[0-9]</sub>	Ground	10	Ground for SDRAM buffers
23	$V_{ m DDIIC}$	Power	1	3.3V power supply for I <sup>2</sup> C circuitry
26	V <sub>SSIIC</sub>	Ground		Ground for I <sup>2</sup> C circuitry
1, 2, 47, 48	NC	Reserved	4	Reserved for future modifications. No connects

# **OE** Functionality

OE	SDRAM[0-17]	Notes
0	Hi-Z	1
1	BUF_IN	2

#### Notes:

- 1. Used for test purposes only
- 2. Buffers are non-inverting

# I<sup>2</sup>C Address Assignment

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	0	0	1	0

# **Serial Configuration Map**

## **Byte0: SDRAM Active/Inactive Register**

(1 = enable, 0 = disable)

Bit	Pin	Description
7	18	SDRAM7 (Active/Inactive)
6	17	SDRAM6 (Active/Inactive)
5	14	SDRAM5 (Active/Inactive)
4	13	SDRAM4 (Active/Inactive)
3	9	SDRAM3 (Active/Inactive)
2	8	SDRAM2 (Active/Inactive)
1	5	SDRAM1 (Active/Inactive)
0	4	SDRAM0 (Active/Inactive)

#### Note:

2

1. Inactive means outputs are held LOW and are disabled from switching.



## 2-Wire I<sup>2</sup>C Control

The I<sup>2</sup>C interface permits individual enable/disable of each clock output and test mode enable.

The PI6C180 is a slave receiver device. It can not be read back. Sub addressing is not supported. All preceding bytes must be sent in order to change one of the control bytes.

Every bite put on the SDATA line must be 8-bits long (MSB first), followed by an acknowledge bit generated by the receiving device.

During normal data transfers SDATA changes only when SCLOCK is LOW. Exceptions: A HIGH to LOW transition on SDATA while SCLOCK is HIGH indicates a "start" condition. A LOW to HIGH transition on SDATAwhile SCLOCK is HIGH is a "stop" condition and indicates the end of a data transfer cycle.

Byte1: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin	Description
7	45	SDRAM15 (Active/Inactive)
6	44	SDRAM14 (Active/Inactive)
5	41	SDRAM13 (Active/Inactive)
4	40	SDRAM12 (Active/Inactive)
3	36	SDRAM11 (Active/Inactive)
2	35	SDRAM10 (Active/Inactive)
1	32	SDRAM9 (Active/Inactive)
0	31	SDRAM8 (Active/Inactive)

Each data transfer is initiated with a start condition and ended with a stop condition. The first byte after a start condition is always a 7-bit address byte followed by a read/write bit. (HIGH = read from addressed device, LOW= write to addressed device). If the device's own address is detected, PI6C180 generates an acknowledge by pulling SDATA line LOW during ninth clock pulse, then accepts the following data bytes until another start or stop condition is detected.

Following acknowledgement of the address byte (D2), two more bytes must be sent:

- 1. "Command Code" byte, and
- 2. "Byte Count" byte.

Although the data bits on these two bytes are "don't care," they must be sent and acknowledged.

# **Byte2: Optional Register for Possible Future Requirements** (1 = enable, 0 = disable)

Bit	Pin	Description
7	28	SDRAM17 (Active/Inactive)
6	21	SDRAM16 (Active/Inactive)
5		(Reserved)
4		(Reserved)
3		(Reserved)
2		(Reserved)
1		(Reserved)
0		(Reserved)

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied0°C to +70°C
3.3V Supply Voltage to Ground Potential0.5V to +4.6V
DC Input Voltage0.5V to +4.6V

#### Note:

Stresses greater than those listed under MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Supply Current** ( $V_{DD} = +3.465V$ , $C_{LOAD} = Max$ .)

Symbol	Parameter	Test Condidtion	Min.	Тур.	Max.	Units
$I_{DD}$		BUF_IN = 0 MHz			2	
$I_{\mathrm{DD}}$	Supply Current	BUF_IN = 66.66 MHz			230	mA
$I_{\mathrm{DD}}$		BUF_IN = 100.00 MHz			360	

3

PS8141F 12/13/04



# **DC Operating Specifications** ( $V_{DD} = +3.3V \pm 5\%$ , $T_A = 0$ °C - 70°C)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units			
Input Voltage									
V <sub>IH</sub>	Input High voltage	$V_{\mathrm{DD}}$	2.0		V <sub>DD</sub> +0.3	V			
V <sub>IL</sub>	Input Low voltage		V <sub>SS</sub> -0.3		0.8				
I <sub>IL</sub>	Input leakage current	$0 < V_{IN} < V_{DD}$	-5		5	mA			
$\mathbf{V_{DD}} [0-9] = 3$	$V_{DD} [0-9] = 3.3V \pm 5\%$								
V <sub>OH</sub>	Output High voltage	$I_{OH} = -1 \text{mA}$	2.4			V			
V <sub>OL</sub>	Output Low voltage	$I_{OL} = 1 \text{mA}$			0.4				
C <sub>OUT</sub>	Output pin capacitance			6		pF			
C <sub>IN</sub>	Input pin capacitance			5					
L <sub>PIN</sub>	Pin Inductance			7		nН			
T <sub>A</sub>	Ambient Temperature	No Airflow	0	_	70	°C			

# **SDRAM Clock Buffer Operating Specification**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
I <sub>OHMIN</sub>	Pull-up current	$V_{OUT} = 2.0V$	-54			
I <sub>OHMAX</sub>	Pull-up current	$V_{OUT} = 3.135V$			-46	A
I <sub>OLMIN</sub>	Pull-down current	$V_{OUT} = 1.0V$	54			mA
I <sub>OLMAX</sub>	Pull-down current	$V_{OUT} = 0.4V$			53	
t <sub>RH</sub> SDRAM	Output rise edge rate SDRAM only	3.3V ±5% @ 0.4V - 2.4V	1.5		4	<b>V</b> /100
t <sub>TH</sub> SDRAM	Output fall edge rate SDRAM only	3.3V ±5% @ 2.4V - 0.4V	1.5		4	V/ns

# **AC** Timing

Sh al	Parameter	66 ]	MHz	100	II*4	
Symbol	rarameter	Min.	Max.	Min.	Max.	Units
t <sub>SDRISE</sub>	SDRAM CLK rise time	1.5	4.0	1.5	4.0	V/m a
t <sub>SDFALL</sub>	SDRAM CLK fall time	1.5	4.0	1.5	4.0	V/ns
t <sub>PLH</sub>	SDRAM Buffer LH prop delay	1.0	5.0	1.0	5.0	
t <sub>PHL</sub>	SDRAM Buffer HL prop delay	1.0	5.0	1.0	5.0	]
t <sub>PZL</sub> , t <sub>PZH</sub>	SDRAM Buffer Enable delay <sup>(1)</sup>	1.0	8.0	1.0	8.0	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	SDRAM Buffer DIsable delay <sup>(1)</sup>	1.0	8.0	1.0	8.0	]
Duty Cycle	Measured at 1.5V	45	55	45	55	%
t <sub>SDSKW</sub>	SDRAM Output-to-Output skew		250		250	ps

4

#### Note:

1. This Parameter specified at 5MHz input frequency.






Figure 1. Clock Waveforms

5

# Minimum & Maximum Expected Capacitive Loads

Clock		Max. Load	Units	Notes
SDRAM	20	30	pF	SDRAM DIMM Specification

#### **Notes:**

- Maximum rise/fall times are guaranteed at maximum specified load.
- Minimum rise/fall times are guaranteed at minimum specified load.
- Rise/fall times are specified with pure capacitive load as shown.
  - Testing is done with an additional 500-ohm resistor in parallel.


### **Design Guidelines to Reduce EMI**

- 1. Place series resistors and CI capacitors as close as possible to the respective clock pins. Typical value for CI is 10pF. Series resistor value can be increased to reduce EMI provided that the rise and fall time are still within the specified values.
- 2. Minimize the number of "vias" of the clock traces.
- 3. Route clock traces over a continuous ground plane or over a continuous power plane. Avoid routing clock traces from plane to plane (refer to rule #2).
- 4. Position clock signals away from signals that go to any cables or any external connectors.

PS8141F 12/13/04



### **PCB Layout Suggestion**



#### **Notes:**

- 1. This is only a suggested layout. There may be alternate solutions depending on actual PCB design and layout.
- 2. As a general rule, C1-C11 should be placed as close as possible to their respective  $V_{DD}$ .
- 3. Recommended capacitor values:

C1-C11 =  $0.1\mu F$ , ceramic C12 =  $22\mu F$ 





Figure 2. Design Guidelines



# Packaging Mechanical: 48-Pin SSOP (V)



## **Ordering Information**

Ordering Code	Package Code	Package Type
PI6C180V	V	48-pin SSOP
PI6C180VE	V	Pb-free and Green 48-pin SSOP

#### **Notes:**

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com