

# Low Power Spread Spectrum Frequency Multiplier **SSCG-GP Family**

#### **Features**

- 20 to 40MHz input frequency range
- · 1x frequency multiplication
- Operating voltages of 2.5 V or 3.3V
- Selectable Spreading Ratio :  $\pm 0.25\%$ ,  $\pm 0.50\%$ ,  $\pm 0.70\%$ ,  $\pm 1.0\%$ and 0% typical at 27MHz input
- Modulation Rate: Fin /640(20 MHz≤ Fin ≤40 MHz)
- Spread Spectrum feature can be enabled/disabled at run-time and glitch-free
- · Low power dissipation
- · Low jitter
- 8-pin TSSOP Package

#### **Applications**

The PI6C3622 can be used in most multimedia applications and embedded systems including but not limited to the following:

- PDAs
- DSCs
- · Printers/ MFPs
- Media players
- · Portable-TVs
- · Embedded digital video devices
- CD-ROM, VCD and DVD players
- · LCD Panel Modules
- Automotive components
- · Networking devices

#### **Description**

The PI6C3622 is a Low Power Spread Spectrum Frequency Multiplier and part of the Pericom SSCG-GP family. The part generates one 1x modulated output from a single clock source or a crystal, and is designed to reduce electromagnetic interference (EMI) by spreading the clock. This reduction in EMI can result in significant system cost saving and less design complexity by reducing the number of circuit board layers ferrite beads and shielding. In the absence of a spread spectrum clock, other EMI-reducing components are required in order to comply with regulatory agency requirements.

The Spreading Ratio is selectable using the selection pins. The PI6C3622 provides  $\pm 0.25\%$ ,  $\pm 0.50\%$ ,  $\pm 0.70\%$ ,  $\pm 1.0\%$  diversified and 0% spread modulation through external logic stage setting. The Spread Spectrum feature can be enabled and disabled at runtime by setting the SSON pin. Other pins should be properly set before the system is initialized.

The chip is packaged in the 8-pin TSSOP. The reduced size of the package outlines can save precious board space and make layout easier.


PI6C3622 is one of the clock products provided by Pericom. If your application needs a clock product with a different specification not currently provided, please contact us for further information or custom design.

#### **Benefits**


1

- · Reduction in EMI
- · System cost saving
- Reduced system complexity
- · Faster time to market

**Block Diagram** 



Pin Configuration



PS8939A



# **Pin Description**

Pin Name	Pin No.	IO Type	Description
X1/CLKIN	1	I	Crystal connection or reference frequency input. This pin
			has multiple functions. It can be connected either to an
			external crystal or an external reference clock.
GND	2	GND	Ground.
S1	3	I	Spreading Ratio Selection (0, 1); Default = 1; Internal
			60K Ω pull–up included.
SSON	4	I	This pin enables/disables the Spread Spectrum feature;
			Default= 1 (enabled); Internal 60KΩ pull-up included
CLKOUT	5	О	Spread spectrum clock output.
S0	6	I	Frequecy Range Selection (0, 1); Default = 0; Internal
			60K Ω pull-DOWN included
VDD	7	PWR	Power Supply
X2	8	О	Crystal connection. If using an external reference, this pin
			must be left unconnected.

# **Spreading Ratio Configuration**

 $VDD = 2.5V \pm 5\% / 3.3V \pm 10\%$ , Ambient Temperature 25°C

Fin (MHz)	S1,S0 = (0,0)	S1,S0 = (0,1)	S1,S0 = (1,0)	S1,S0 = (1,1)	S1,S0 = 0/1	Modulation Rate
	SSON=1	SSON=1	SSON=1	SSON=1	SSON=0	(KHz)
	Center (%)	Center (%)	Center (%)	Center	No Spread	31.25~62.5
20	±0.30	±0.60	±0.80	±1.20	0	F <sub>in</sub> /640
24	±0.28	±0.55	±0.75	±1.10	0	F <sub>in</sub> /640
27	±0.25	±0.50	±0.70	±1.00	0	F <sub>in</sub> /640
32	±0.25	±0.45	±0.65	±0.90	0	F <sub>in</sub> /640
36	±0.23	±0.45	±0.60	±0.85	0	F <sub>in</sub> /640
40	±0.20	±0.40	±0.55	±0.80	0	F <sub>in</sub> /640



## **Timing Diagram**

The following diagrams demonstrate the characteristics of the output signals when SSON Pin is switched off to disable the feature and switched on to enable to spread spectrum feature. The spreading ratio is set at  $\pm 1.0\%$ , and the input frequency is 27MHz when the diagrams are generated.

Figure 1 and 2 demonstrate the responses of the output signal when then SSON pin is switched from high to low to disable the spread spectrum feature. When the feature is disabled, the output signal takes approximately 400us to re-lock from -1.0% to 0% frequency offset. When spread spectrum feature is disabled, the system must wait 1ms before the output signal can be used in order to maintain maximal system stability. This delay allows the output signal to settle properly to the required frequency.

Figure 1 and 3 demonstrates the responses of the output signal when then SSON pin is switched from low to high to enable the spread spectrum feature. The spreading ratio is twice of the expected value immediately after the switching. The spreading ratio then gradually settles to the expected value in approximately 400us. Figure 1 shows that it takes 400us for the spreading ratio to settle from  $\pm 2.0\%$  to the expected  $\pm 1.0\%$ . System designer should take this initial spreading ratio that is twice of the expected value into consideration when designing the system when designing the system in order to maintain maximal system stability.




Figure 1. Frequency trend of the output signal when SSON is switched on and then off






Figure 2. Frequency trend of the output signal when SSON is switched off




Figure 3. Frequency trend of the output signal when SSON is switched off



## **Electrical Specification**

# **Maximum Ratings**

Supply Voltage to Ground	
Storage Temperature	
Junction Temperature	150°C
Soldering Temperature	260°C

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

### **DC** Characteristics

# **VDD** = 2.5V $\pm$ 5%, Ambient Temperature 0 to $\pm$ 70°C

Symbol	Parameter	Conditions	Min.	Typ.	Max	Unit
$V_{\mathrm{DD}}$	Operating voltage		2.375	2.5	2.625	V
V <sub>IH</sub> Input high voltage			2.0	_	_	V
$V_{\mathrm{IL}}$	Input low voltage		_	_	0.8	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> =-8mA	1.8	_	_	V
$V_{OL}$	Output low voltage	$I_{OL}$ = 8mA	_	_	0.6	V
$I_{DD}$	Supply current	27MHz input and no load	_	_	3.6	mA
Z <sub>OUT_DOWN</sub>	Nominal output impedance	Down side buffer	_	50	_	Ω
Z <sub>OUT_UP</sub>	Nominal output impedance	Up side buffer	_	50	_	Ω
$C_{IN}$	Input capacitance	X1 input pin	_	5	_	pF

#### **AC Characteristics**

### VDD = 2.5V $\pm$ 5%, Ambient Temperature 0 to $\pm$ 70°C, Fin=27MHz

Symbol	Parameter	Conditions	Min.	Typ.	Max	Unit
CLKIN	Input Frequency	20 MHz≤ Fin ≤40 MHz	20	27	40	MHz
CLKOUT	Output Frequency (1X)	20 MHz≤ Fin ≤40 MHz	20	27	40	MHz
S <sub>Ratio</sub>	Spreading Ratio (SSON=1)	(S1,S0)=(0,0)		±0.25		
		(S1,S0)=(0,1)		±0.50		
		(S1,S0)=(1,0)		±0.70		%
		(S1,S0)=(1,1)		±1.00		
	Spreading Ratio (SSON=0)	(S1,S0)=(0/1, 0/1)		0		
t <sub>Rise</sub>	Output rise time	Measured from 20% to 80% V <sub>DD</sub> , 15pF load.	_	2.1	_	ns
t <sub>Fall</sub>	Output fall time	Measured from 80% to 20% V <sub>DD</sub> , 15pF load	_	1.9	_	ns
t <sub>J_Short</sub>	Short term cycle to cycle jitter		_	200	300	ps
T <sub>SSON</sub>	Spreading on/off settle time		_	600	_	μs
T <sub>DCIN</sub>	Input duty cycle		40	50	60	%
T <sub>DCOUT</sub>	Output duty cycle		45	50	55	%



### **DC** Characteristics

# $V_{DD} = 3.3V \pm 10\%$ , Ambient Temperature 0 to +70°C

Symbol	Parameter	Conditions	Min.	Тур.	Max	Unit
$V_{\mathrm{DD}}$	Operating voltage		3.0	3.3	3.6	V
V <sub>IH</sub>	Input high voltage		2.0	_	_	V
$V_{\rm IL}$	Input low voltage		_	_	0.8	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> =-8 mA	2.5	_	_	V
$V_{ m OL}$	Output low voltage	$I_{OL} = 8mA$	_	_	0.5	V
$I_{\mathrm{DD}}$	Supply current	27MHz input and no load	_	_	5.3	mA
Z <sub>OUT_DOWN</sub>	Nominal output impedance	Down side buffer	_	45	_	Ω
Z <sub>OUT_UP</sub>	Nominal output impedance	Up side buffer	_	45	_	Ω
C <sub>IN</sub>	Input capacitance	X1 input pins	_	5	_	pF

# **AC Characteristics**


# VDD = 3.3V $\pm 10\%$ , Ambient Temperature 0 to $+70^{\circ}$ C, Fin=27MHz

Symbol	Parameter	Conditions	Min.	Typ.	Max	Unit
CLKIN	Input Frequency	20 MHz≤ Fin ≤40 MHz	20	27	40	MHz
CLKOUT	Output Frequency (1X)	20 MHz≤ Fin ≤40 MHz	20	27	40	MHz
S <sub>Ratio</sub>	Spreading Ratio (SSON=1)	(S1,S0)=(0,0)		±0.25		
		(S1,S0)=(0,1)		±0.50		
		(S1,S0)=(1,0)		±0.70		%
		(S1,S0)=(1,1)		±1.00		
	Spreading Ratio (SSON=0)	(S1,S0)=(0/1, 0/1)		0		%
t <sub>Rise</sub>	Output rise time	Measured from 20% to 80% V <sub>DD</sub> , 15pF load.	_	1.7	_	ns
t <sub>Fall</sub>	Output fall time	Measured from 80% to 20% V <sub>DD</sub> , 15pF load	_	1.7	_	ns
t <sub>J_Short</sub>	Short term cycle to cycle jitter		_	180	250	ps
T <sub>SSON</sub>	Spreading on/off settle time		_	600	_	μs
T <sub>DCIN</sub>	Input duty cycle		40	50	60	%
T <sub>DCOUT</sub>	Output duty cycle		45	50	55	%

### **Application Information**


### **Decoupling Capacitor**

Two decoupling capacitors of 0.1uF and 1nF must be connected in parallel between VDD and GND. To optimize device performance and to lower output noise, the coupling capacitors should be placed on the component side of the board as close to these pins as possible. There should be no vias placed between the decoupling capacitors and VDD pin. The PCB trace to VDD pin should be as short as possible, and no vias should be placed between VDD and the capacitors in the decoupling circuit.



### **Crystal Load Capacitor**

If a crystal is used with the device, two external trim capacitors, CLtrim, are used to adjust the effective capacitance to match the required crystal load capacitance. The CLtrim value can be derived from formula CLtrim = 2\*CL - (Cs + Ci). The typical CLtrim = 28pF when crystal load = 18pF, stray capacitance Cs = 3pF and XTAL pins capacitance = 5pF.



7

PS8939A 01/29/08




## **PCB Layout Recommendation**

To optimize device performance, all components should be placed on the same side of the board and, therefore, no vias are used through other signal layers. The part should be kept away from other signal traces including ones just underneath the part or on layers adjacent to the ground plane layer used by the part. The PCB trace from the part to the ground via should be kept as short as possible.

#### **Physical Dimensions**

Packaging Mechanical: 8-pin, TSSOP



#### **Ordering Information**

Ordering Code	Package Code	Package Description
PI6C3622LE	L	Pb-Free & Green, 8-Pin TSSOP

8

#### Notes:

- 1. Thermal characteristics and package top marking information can be found on the company web site at www.pericom.com/packaging/
- 2. E = Pb-free and Green Package
- 3. Adding an X suffix = Tape/Reel

PS8939A 01/29/08



#### Disclaimer

The information contained herein is subject to change without notice. While the information presented herein has been checked for both accuracy and reliability, Pericom Semiconductor Corporation (PSC) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. PSC products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with PSC. Furthermore, PSC does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of PSC products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies PSC against all charges.

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com