Shelly Associates Inc.

www.shellyinc.com

SPECIFICATION

CUSTOMER :

MODULE NO.: SCA0353D-BD-FW-LW

APPROVED BY: (FOR CUSTOMER USE ONLY)	PCB VERSION: DATA:

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY

VERSION	DATE	REVISED PAGE NO.	SUMMARY
C	2008.12.10	9	Correct Backlight control (H: On \ L: Off)

MODLE NO :

RECORDS OF REVISION			DOC. FIRST ISSUE
VERSION	DATE	REVISED PAGE NO.	**SUMMARY**
0	2008.05.28		First issue
A	2008.09.25	28	Add CON1 pitch
B	2008.11.04		Modify Reliability And Cosmetic Criteria of LCD Screen
C	2008.12.10	9	Correct Backlight control (H: On \ L: Off)

Contents

1. Module Classification Information

SCA0353D-BD-FW-LW

① Brand：Shelly Associates Inc.
② Display Type：SCA→TFT Type
③ Display Size：3.5” TFT
④ Model serials no.
⑤ Backlight Type： LW→LED, White

⑥ LCD Polarize Type/ Temperature range/ View direction I→Transmissive, W. T, 6:00
⑦ B: TFT+FR+CONTROL BOARD

⑧ Solution: B:320234

○9 D: Digital Version
○10
○11 Special Code #:Fit in with ROHS directive regulations

This product is composed of a TFT LCD panel, driver ICs, FPC, Control Board and a backlight unit. The following table described the features of SCA0353D-BD-FW-LW

Item	Dimension	Unit
Dot Matrix	320 x RGBx240(TFT)	dots
Module dimension	93.5 x 66.44 x 7.96	mm
View area	73.1x55.6	mm
Active area	70.08 x 52.56	mm
Dot size	0.073 x 0.219	mm
Driving IC package	COG	
LCD type	TFT, Negative, Transmissive	
View direction	6 o'clock	
Backlight Type	LED, Normally White	
Driver IC	Himax: HX8238-A or equivalent	

*Expose the IC number blaze (Luminosity over than 1 cd) when using the LCM may cause IC operating failure.

*Color tone slight changed by temperature and driving voltage.



2. Block Diagram



3. Electrical Characteristics

3.1 Operating conditions:

Item	Symbol	Condition	Min	Typ	Max	Unit
Supply Voltage For Logic	VCC	-	3.0	3.3	3.6	V
	V_{DD}	-	3.8	5	5.5	V(*Note1)
Power Supply Voltage	V_{GH}	Ta=25°C	14	15	18	V
	V_{GL}	Ta=25°C	-11	-10	-8	V
Supply Current	I_{cc}	V_{CC}=3		8.6		mA (*NOTE2)

*Note1: V_{DD} Build in control Board

*Note2：VcomH& VcomL：Adjust the color with gamma data.



3.3 LED driving conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
LED current		-	20	-	mA	
Power Consumption		-	400	420	mW	
LED voltage	VBL+	18.6	19.8	21	V	Note 1
LED Life Time	-		(50,000)-	-	Hr	Note 2,3

Note 1 : There are 1 Groups LED



Note 2: Ta = 25 _

Note 3: Brightness to be decreased to 50% of the initial value

4. Absolute Maximum Ratings

Item	Symbol	Min	Typ	Max	Unit
Operating Temperature	T_{OP}	-20	-	+70	°C
Storage Temperature	T_{ST}	-30	-	+80	°C
Power Voltage	V_{GH}	-0.3	-	32.0	V
	V_{GL}	-22.0	-	0.3	V
	V_{GH} - V_{GL}	-0.3	-	+45	V
Input voltage	Vin	-0.3	-	V_{DD} +0.3	V
Logic output Voltage	V_{OUT}	-0.3	-	V_{DD} +0.3	V

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

5. Interface Pin Function

5.1 Pins Connection to Control Board

P/N	Symbol	8BIT Function
1	GND	Ground
2	VCC	Power supply for Logic
3	BL_E	Backlight control (H: On \ L: Off)
4	RS	Command/Data select
5	WR	8080 family MPU interface : Write signal
6	RD	8080 family MPU interface: Read signal
7	DB0	Data bus
8	DB1	
9	DB2	
10	DB3	
11	DB4	
12	DB5	
13	DB6	
14	DB7	
15	CS	Chip select
16	RES	REST
17	DB9	Only use 9bit mode
18	FGND	Fram Gnd
19	NC	No connection
20	NC	No connection

6. DC Characteristics

Parameter	Symbol	Rating			Unit	Condition
		Min.	Typ.	Max.		
Low level input voltage	V_{IL}	0	-	0.3 VCC	V	
Hight level input voltage	V_{IH}	0.7 VCC	-	VCC	V	

7. AC Characteristics

7.1 8Bit-80/68- Write to Command Register



Note1: DB[7:0] represent the the Register address Addr.

Note2: DB[7:0] represent the the setting value of the Addr.

Note3: DB[7:0] represent the the setting value of the Addr+1.

Note4: DB[7:0] represent the the setting value of the Addr+N.

Note5: DB[7:0] send 0x80 to Disable the Register write.

7.2 8Bit-80/68-Write to Display RAM



Note1: DB[7:0] send 0x000C1 to Enable the Display RAM write.

Note2: DB[7:0] represent the writing Data1 to Display RAM

Note3: DB[7:0] represent the writing Data2 to Display RAM

Note4: DB[7:0] represent the writing DataN to Display RAM

Note5: DB[7:0] send 0x00080 to Disable the Display RAM write.

8. Data transfer order Setting

8.1 18 bit interface 262K color only (Pin 65K/262K =High)
8.2 16 bit interface 65K color (Pin 65K/262K =Low)
8.3 16 bit interface 262K color (Pin 65K/262K =High, IM4=Low)
8.4 9 bit interface 262K color only (Pin 65K/262K =High)
8.5 8 bit interface 65K color (Pin 65K/262K =Low)
8.6 8 bit interface 262K color (Pin 65K/262K =High)

DB	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
2nd data	X	X	X	X	X	X	X	X	X	X	X	X	X	X	R5	R4

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	X	X	X	X	X	X	X	R5	R4	R3	R2	R1	R0	G5	G4	G3
2nd data	X	X	X	X	X	X	X	G2	G1	G0	B5	B4	B3	B2	B1	B0

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	X	X	X	X	X	X	X	X	R4	R3	R2	R1	R0	G5	G4	G3
2nd data	X	X	X	X	X	X	X	X	G2	G1	G0	B4	B3	B2	B1	B0

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1st data	X	X	X	X	X	X	X	X							R5	R4
2nd data	X	X	X	X	X	X	X	X	R3	R2	R1	R0	G5	G4	G3	G2
3rd data	X	X	X	X	X	X	X	X	G1	G0	B5	B4	B3	B2	B1	B0

9 Register Depictions

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0	0	MSB of X-axis start position								
Description	set the horizontals start position of display active region									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
1	0	LSB of X-axis start position								
Description	set the horizontals start position of display active region									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
2	1	MSB of X-axis end position								
Description	set the horizontals end position of display active region									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
3	3F	LSB of X-axis end position								
Description	set the horizontals end position of display active region									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
4	0	MSB of Y-axis start position								
Description	set the vertical start position of display active region									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
5	0	LSB of Y-axis start position								
Description	Set the vertical start position of display active region									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
6	0	MSB of Y-axis end position								
Description	set the vertical end position of display active region									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
7	EF	LSB of Y-axis end position								
Description	Set the vertical end position of display active region									

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by

Registers REG[00]~REG[07] .

After writing data to the display RAM, the Address counter will be increased within setting window address-range which is specified by

MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
8	1	X	X	X	X	X	X	_PanelXSize H_Byte[1:0]		
Description	Set the panel X size									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark

9	40	_PanelXSize L_Byte[7:0]	
Description	Set the panel X size		

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09 must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0A	0	X	X	X	X	X	[17:16] bits of memory write start address			
Description	Memory write start address									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0B	0	[15:8] bits of memory write start address								
Description	Memory write start address									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0C	0	[7:0] bits of memory write start address								
Description	Memory write start address									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS_SEL		Blanking	P/S_SEL	CLK_SEL		
Description	"0x10_Clk_sel[1:0]" : The TFT controller built-in 40Mhz PLL clock. These bits are for select the TFT panel dot clock frequency. 00 : 20Mhz 01: 10Mhz 02: 5 Mhz									
	"0x10_ps_sel[2]" : The TFT controller support parallel and serial RGB interface. These bits are for select the output timing. 0 : serial Panel 1: Parallel panel									
	"0x10_blanking_tmp[3]" 0 : OFF (blanking) 1: ON (normal operation)									
	"0x10_bus_sel[5:4]" : It only for serial Panel 00=R , 01=G , 10=B									
	"0x10_out_test[6]" : Self test 0 : normal operation 1: for test (don't use for normal operation) When set the bit to "1" , the Rout=(Reg 2a[6:0]) Gout=(Reg 2b[6:0]) Bout=(Reg 2c[6:0])									
	"0x10_bit_swap[7]" : 0-normal									
	The default setting is suitable for AM320240N1. Don't need to modify it.									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x11	0	X	X	EVEN			_ODD			
Description	" Even line of serial panel data out sequence or data bus order of parallel panel 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG 101: BGR Others: reserved Odd line of serial panel data out sequence 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG **101: BGR** Others: reserved **Must Set to 0x05**									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x12	0					Hsync_stH_Byte[3:0]				
Description	For TFT output timing adjust: Hsync start position H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x13	0	Hsync_stL_Byte[7:0]								
Description	For TFT output timing adjust: Hsync start position L-Byte									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x14	0					Hsync_pwH_Byte[3:0]				
Description	For TFT output timing adjust: Hsync pulse width H-Byte									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x15	10	Hsync_pwL_Byte[7:0]								
Description	For TFT output timing adjust: Hsync pulse width L-Byte									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x16	0					Hact_stH_Byte[3:0]				
Description	For TFT output timing adjust: DE pulse start position H-Byte									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x17	38	Hact_stL_Byte[7:0]								
Description	For TFT output timing adjust: DE pulse start position L-Byte									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x18	1					Hact_pwH_Byte[3:0]				
Description	For TFT output timing adjust: DE pulse width H-Byte									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x19	40	Hact_pwL_Byte[7:0]								
Description	For TFT output timing adjust: DE pulse width L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1A	1					HtotalH_Byte[3:0]				
Description	For TFT output timing adjust: Hsync total clocks H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1B	B8	HtotalL_Byte[7:0]								
Description	For TFT output timing adjust: Hsync total clocks H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1C	0					Vsync_stH_Byte[3:0]				
Description	For TFT output timing adjust: Vsync start position H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1D	0	Vsync_stL_Byte[7:0]								
Description	For TFT output timing adjust: Vsync start position L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1E	0					Vsync_pwH_Byte[3:0]				
Description	For TFT output timing adjust: Vsync pulse width H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1F	8	Vsync_pwL_Byte[7:0]								
Description	For TFT output timing adjust: Vsync pulse width L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x20	0					Vact_stH_Byte[3:0]				
Description	For TFT output timing adjust: Vertical DE pulse start position H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x21	12	Vact_stL_Byte[7:0]								
Description	For TFT output timing adjust: Vertical DE pulse start position L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x22	0					Vact_pwH_Byte[3:0]				
Description	For TFT output timing adjust: Vertical Active width H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x23	F0	Vact_pwL_Byte[7:0]								
Description	For TFT output timing adjust: Vertical Active width H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x24	1					VtotalH_Byte[3:0]				
Description	For TFT output timing adjust: Vertical total width H-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x25	9	VtotalL_Byte[7:0]								
Description	For TFT output timing adjust: Vertical total width L-Byte									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	0	X	X	X	X	X	[17:16] bits of memory read start address			
Description	Memory read start address									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
27	0	[15:8] bits of memory write start address								
Description	Memory read start address									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	0	[7:0] bits of memory write start address								
Description	Memory read start address									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	0	[7:1] Reversed								
Description	[0] Load output timing related setting (H sync., V sync. and DE) to take effect									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	0	X	TestPatternRout[6:0]							
Description	When " REG[0x10]_out_test[6]" : Self test =1 ; The Rout data equal to TestPatternRout[6:0]									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	0	X	TestPatternGout[6:0]							
Description	When " REG[0x10]_out_test[6]" : Self test =1 ; The Gout data equal to TestPatternGout[6:0]									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2C	0	X	TestPatternBout[6:0]							
Description	When " REG[0x10]_out_test[6]" : Self test =1 ; The Bout data equal to TestPatternBout[6:0]									

If you set the " REG[0x10]_out_test[6]" : Self test =1 , the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A] ,REG[2B],REG[2C] data.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark

0x2D	0	X	X	X	X	[3]	Rising/falling edge[2]	_rotate [1:0]	
Description	[3] Output pin X_DCON level control ; TFT Power ON/OFF control 0: TFT POWER circuit OFF 1: TFT POWER circuit ON								
	Rising/falling edge[2] : 0: The RGB out put data are on the Rising edge of the DCLK. 1: The RGB out put data are on the Falling edge of the DCLK.								
	_rotate [1:0]: 00 : rotate 0 degree 01 : rotate90 degree 10 : rotate 270 degree 11 : rotate 180 degree								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
30	0	X	X	X	X	X	_H byte H-Offset[3:0]			
Description	Set the Horizontal offset									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
31	0	_L byte H-Offset[7:0]								
Description	Set the Horizontal offset									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
32	0	X	X	X	X	X	_H byte V-Offset[3:0]			
Description	Set the Vertical offset									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
33	0	_L byte V-Offset[7:0]								
Description	Set the Vertical offset									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
34	0	[7:4] Reserved					_H byte H-def[3:0]			
Description	[3:0] MSB of image horizontal physical resolution in memory									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
35	40	_L byte H-def[7:0]								

Description	[7:0] LSB of image horizontal physical resolution in memory

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
36	1	[7:4] Reserved					_H byte V-def[3:0]			
Description	[3:0] MSB of image vertical physical resolution in memory									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
37	E0	_L byte V-def[7:0]								
Description	[7:0] LSB of image vertical physical resolution in memory									

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].
EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 , REG[37]=0xE0
EX: 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 , REG[37]=0xF0

10. Reference Initial code :

```
void Initial_FSA506 (void)
{
    Command_Write(0x40,0x12);
    Command_Write(0x41,0x01);
    Command_Write(0x42,0x01);
    Command_Write(0x00,0x00);
    Command_Write(0x01,0x00);
    Command_Write(0x02,0x01);
    Command_Write(0x03,0x3F);
    Command_Write(0x04,0x00);
    Command_Write(0x05,0x00);
    Command_Write(0x06,0x00);
    Command_Write(0x07,0xEF);
    Command_Write(0x08,0x01);
    Command_Write(0x09,0x40);
    Command_Write(0x0A,0x00);
    Command_Write(0x0B,0x00);
    Command_Write(0x0C,0x00);
    Command_Write(0x10,0x0D);
    Command_Write(0x11,0x05);
    Command_Write(0x12,0x00);
    Command_Write(0x13,0x00);
    Command_Write(0x14,0x00);
    Command_Write(0x15,0x10);
    Command_Write(0x16,0x00);
    Command_Write(0x17,0x44);
    Command_Write(0x18,0x01);
    Command_Write(0x19,0x40);
    Command_Write(0x1A,0x01);
    Command_Write(0x1B,0xB8);
    Command_Write(0x1C,0x00);
    Command_Write(0x1D,0x00);
    Command_Write(0x1E,0x00);
    Command_Write(0x1F,0x08);
    Command_Write(0x20,0x00);
    Command_Write(0x21,0x12);
    Command_Write(0x22,0x00);
    Command_Write(0x23,0xF0);
    Command_Write(0x24,0x01);
    Command_Write(0x25,0x09);
    Command_Write(0x26,0x00);
    Command_Write(0x27,0x00);
    Command_Write(0x28,0x00);
    Command_Write(0x29,0x01);
    Command_Write(0x2D,0x08);
    Command_Write(0x30,0x00);
    Command_Write(0x31,0x00);
    Command_Write(0x32,0x00);
    Command_Write(0x33,0x00);
    Command_Write(0x34,0x01);
    Command_Write(0x35,0x40);
    Command_Write(0x36,0x00);
    Command_Write(0x37,0xF0);
}
//;*****************************************************************************
//;sed1330 funtion
Write_Reg(unsigned char command)
{
   R_D = 1; RS = 0; CS1 = 0; W_R  = 0;
   Data_BUS = command;
   W_R  = 1; RS = 1; CS1 = 1;
}
//;*****************************************************************************
Writ_Data(unsigned char data1)
```

```
{
    R_D = 1; RS = 1; CS1 = 0; W_R  = 0;
      Data_BUS = data1;
    W_R = 1; RS = 1; CS1 = 1;
}
//=====================================================
Command_Write(unsigned char REG,unsigned char VALUE)
{
Write_Reg(REG);
Writ_Data(VALUE);
}
```

11. OPTICAL CHARATERISTIC

Ta=25±2℃, ILED=20mA

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time		Tr	θ =0° 、Φ=0°	-	10		ms	Note 3,5
		Tf		-	15		ms	
Contrast ratio		CR	At optimized viewing angle	300	400	-	-	Note 4,5
Color Chromaticity	White	Wx	θ =0° 、Φ=0	(0.26)	(0.31)	(0.36)		Note 2,6,7
		Wy		(0.28)	(0.33)	(0.38)		
	Red	Rx	θ =0° 、Φ=0					
		Ry						
	Green	Gx	θ =0° 、Φ=0					
		Gy						
	Blue	Bx	θ =0° 、Φ=0					
		By						
Viewing angle	Hor.	ΘR	CR≧10	(50)	(60)		Deg.	Note 1
		ΘL		(50)	(60)			
	Ver.	ΦT		(40)	(50)			
		ΦB		(45)	(55)			
Brightness		-	-	200	250	-	cd/m^2	Center of display

Ta=25±2℃, I_L=20mA

Note 1: Definition of viewing angle range



Fig. 8-1 Definition of viewing angle

Note 2: Test equipment setup:
After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7 luminance meter 1.0° field of view at a distance of 50cm and normal direction.



Fig. 8-2 Optical measurement system setup

Note 3: Definition of Response time:
The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90%to 10%. And fall time, Tf, is the time between photo detector output intensity changed from10%to 90%.



Fig. 3-3 Definition of response time

Note 4: Definition of contrast ratio:
The contrast ratio is defined as the following expression.

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$$

Note 5: White Vi = Vi50 ± 1.5V
Black Vi = Vi50 ± 2.0V
"±" means that the analog input signal swings in phase with VCOM signal.
"±" means that the analog input signal swings out of phase with VCOM signal.

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 6: Definition of color chromaticity (CIE 1931)
Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

$$\text{Note 8 : Uniformity (U)} = \frac{\text{Brightness (min)}}{\text{Brightness (max)}} \times 100\%$$

12.Contour Drawing



CON1

PIN NO.	SYMBOL
1	VSS
2	VDD
3	BL_E
4	RS
5	WR
6	RD
7	DB0
8	DB1
9	DB2
10	DB3
11	DB4
12	DB5
13	DB6
14	DB7
15	CS
16	RES
17	NC
18	FGND
19	NC
20	NC



13.Reliability

Test Item	Test Condition
High Temperature Operation	70°C for 240 hours 
High Temperature Operation Humidity Operation	60°C,90%RH for 240 hours 
Low Temperature Operation	-20°C for 240hours 
High Temperature Storage	80°C for 240 hours 
Test Item	**Test Condition**
Low Temperature Storage	-30°C for 240 hours 
	-30°C (30min) ~+80°C(30min) for 100 cycles

14. Cosmetic Criteria of LCD Screen

14.1 Inspection Condition

- Sample Plan:MIL-STD-105E LEVEL: II
  AQL: Major (MA):0.65%/Minor(MI):1.5%
- Cosmetic inspect 300 ~ 500Lux fluorescent light, leaving 30 ~ 35cm between panels and eyes ,and between panels and lights.
- Functional in spec under 200 Lux .
- Inspection condition is 23±5°C,50±20%RH maximum.



·Definition of area



A Area: Viewing area.
B Area: Out of viewing.(Don’t care cosmetic in outside viewing area)

14.2 Inspection specification

NO	Item	Acceptable specification	Judgment Criterion
1	Electrical Testing (MA)	**-1 sub pixel classification** ● sub pixel: Number of sub pixel doesn't exceed Five dot.  Sub Pixel(Dot)	
		a>Dark dot ----Four Allowed	N≤4
		b>Bright dot---one Allowed	N≤1
		c>The definition of dot ----The size of a defective dot over 1/2 of whole dot is regarded as one defective dot.	
		d> Dark sub pixel: The distance more than 5mm between dot and dot.	
		e>Bright sub pixel: The distance more than 20mm between bright dot and bright dot .	N≤1
		● Pixel : Three dots link together-----one allowed.  Pixel	N=0 N=0
		1-2Leakage to light ● Leakage to light be not allowed.	N=0
		1-3 Picture to shake ● Picture had shake ,twinkle and noise etc. instable of defect that be not allowed.	
		1-4 Function ● No display or No function is not allowed. ● Source Line, Gate Line is not allowed. ● Contrast Ratio exceeds product specifications. ● Current consumption exceeds product specifications. ● Display malfunction.	
2	Mechanical Dimension(MA)	2.1 Mechanical Dimension exceeds product specifications. 2-2 Out of frame and boss of plastic changed shape that be not allowed.	N=0

NO	Item	Acceptable specification	Judgment Criterion
3	Cosmetic Inspection(MA)	3-1 Fiber / Line shapes of defect Length Width Acceptable number Mini. space Acceptable number ---- W≦0.05 Ignore 5mm Ignore L≦3 0.05<W≦0.1 3 3 ---- W>0.1 Not allowed --- Not allowed L>3 ---- Not allowed Not allowed L: length(mm) W: width(mm)  3-2 Blemish: dot shapes of defect. Dimension Acceptable number Mini. space Φ≦0.2 Ignore --- 0.2<Φ≦0.3 3 5mm Φ>0.3 0 ---- 3-3 Bubble Dimension Acceptable number Mini. space Φ≦0.20 Ignore --- 0.2<Φ≦0.3 3 15mm Φ>0.3 0 ---- Foreign Substances  Φ= (a+ b) /2	2.5

NO	Item	Acceptable specification	Judgment Criterion
3	Cosmetic Inspection(MA)	3-4 Scratch ● Impassive scratch as below. Length Width Acceptable number Mini. space ---- W≦0.05 Ignore 5mm L≦3 0.05<W≦0.1 3 ---- W>0.1 Not allowed --- L>3 ---- Not allowed 3-5 Newton Ring ● D≦8mm----allowed ● D≧8mm----NG	
4	Crack/Break(MA)	Not Allowed.	N=0
5	Package (MI)	5-1 Mixed product types 5-2 Shipping q'ty should be the same as "shipping notice form" q'ty. 5-3 Outer box can't broken .	N=0

LCM Sample Estimate Feedback Sheet

Module Number：_____ **Page: 1**

1、Panel Specification：

1	Panel Type：	□ Pass	□ NG ,
2	View Direction：	□ Pass	□ NG ,
3	Numbers of Dots：	□ Pass	□ NG ,
4	View Area：	□ Pass	□ NG ,
5	Active Area：	□ Pass	□ NG ,
6	Operating Temperature：	□ Pass	□ NG ,
7	Storage Temperature：	□ Pass	□ NG ,

8 Others：

2、<u>Mechanical Specification</u>：

1	PCB Size：	□ Pass	□ NG ,
2	Frame Size：	□ Pass	□ NG ,
3	Material of Frame：	□ Pass	□ NG ,
4	Connector Position：	□ Pass	□ NG ,
5	Fix Hole Position：	□ Pass	□ NG ,
6	Backlight Position：	□ Pass	□ NG ,
7	Thickness of PCB：	□ Pass	□ NG ,
8	Height of Frame to PCB：	□ Pass	□ NG ,
9	Height of Module：	□ Pass	□ NG ,
10	Others：	□ Pass	□ NG ,

3、<u>Relative Hole Size</u>：

1	Pitch of Connector：	□ Pass	□ NG ,
2	Hole size of Connector：	□ Pass	□ NG ,
3	Mounting Hole size：	□ Pass	□ NG ,
4	Mounting Hole Type：	□ Pass	□ NG ,
5	Others：	□ Pass	□ NG ,

4、<u>Backlight Specification</u>：

1	B/L Type：	□ Pass	□ NG ,
2	B/L Color：	□ Pass	□ NG ,
3	B/L Driving Voltage (Reference for LED Type)：	□ Pass	□ NG ,
4	B/L Driving Current：	□ Pass	□ NG ,
5	Brightness of B/L：	□ Pass	□ NG ,
6	B/L Solder Method：	□ Pass	□ NG ,
7	Others：	□ Pass	□ NG ,

> > Go to page 2 < <

Module Number：_____ **Page: 2**

5、<u>Electronic Characteristics of Module</u>：

1	Input Voltage：	□ Pass	□ NG ,
2	Supply Current：	□ Pass	□ NG ,
3	Driving Voltage for LCD：	□ Pass	□ NG ,
4	Contrast for LCD：	□ Pass	□ NG ,
5	B/L Driving Method：	□ Pass	□ NG ,
6	Negative Voltage Output：	□ Pass	□ NG ,
7	Interface Function：	□ Pass	□ NG ,

8	LCD Uniformity：	□ Pass	□ NG ,
9	ESD test：	□ Pass	□ NG ,
10	Others：	□ Pass	□ NG ,

6、Summary：

Sales signature：_____

Customer Signature：_____ **Date**：___/___/___