

# SCAN25100

## 2457.6, 1228.8, and 614.4 Mbps CPRI SerDes with Auto RE Sync and Precision Delay Calibration Measurement

### General Description

The SCAN25100 is a 2457.6, 1228.8, and 614.4 Mbps serializer/deserializer (SerDes) for high-speed bidirectional serial data transmission over FR-4 printed circuit board backplanes, balanced cables, and optical fiber. The SCAN25100 integrates precision delay calibration measurement (DCM) circuitry that measures link delay components to better than  $\pm 800$  ps accuracy.

The SCAN25100 features independent transmit and receive PLLs, on-chip oscillator, and intelligent clock management circuitry to automatically perform remote radio head synchronization and reduce the cost and complexity of external clock networks.

The SCAN25100 is programmable through an MDIO interface as well as through pins, featuring configurable transmitter de-emphasis, receiver equalization, speed rate selection, internal pattern generation/verification, and loop back modes. In addition to at-speed BIST, the SCAN25100 includes IEEE 1149.1 and 1149.6 testability.


**Note: For a full datasheet of the SCAN25100 please contact your local National Semiconductor representative.**

### Features

- Exceeds LV and HV CPRI voltage and jitter requirements
- 2457.6, 1228.8, and 614.4 Mbps operation
- Integrated delay calibration measurement (DCM) directly measures T14 and Toffset delays to  $\leq \pm 800$  ps


- DCM also measures chip and other delays to  $\leq \pm 1200$  ps accuracy
- Deterministic chip latency
- Automatic receiver lock and RE synchronization without reference clock or external crystal
- Independent transmit and receive PLLs for seamless RE synchronization
- Low noise recovered clock output
- Requires no jitter cleaning in single-hop applications
- >8 kV ESD on the CML IO, >7 kV on all other pins, >2 kV CDM
- Hot plug protection
- LOS, LOF, 8b/10b line code violation, comma, and receiver PLL lock reporting
- Programmable hyperframe length and start of hyperframe character
- Programmable transmit de-emphasis and receive equalization with on-chip termination
- Advanced testability features
  - IEEE 1149.1 and 1149.6
  - At-speed BIST pattern generator/verifier
  - Multiple loopback modes
- 1.8V or 3.3V compatible parallel bus interface
- 100-pin TQFP package with exposed dap
- Industrial  $-40$  to  $+85^\circ$  C temperature range

### Block Diagram



20183442

# Pin Diagram



(Top View)  
 100-Pin TQFP with Exposed Ground Pad  
 Order Number SCAN25100TYA  
 See NS Number VXF100B

20183402

## Pin Descriptions

Pin #	Pin Name	I/O, Type	Description
<b>HIGH SPEED DIFFERENTIAL I/O</b>			
12 11	DOUTP DOUTN	O, CML	Inverting and non-inverting high speed CML differential outputs of the serializer. On-chip termination resistors connect from DO+ and DO- to an internal reference
18 17	RINP RINN	I, CML	Inverting and non-inverting high speed differential inputs of the deserializer. On-chip termination resistors connect from RI+ and RI- to an internal reference. On-chip termination resistors are configured for AC-coupled applications.
<b>PARALLEL DATA BUS</b>			
65 66 67 68 69 70 71 72 73 74	DIN [0] DIN [1] DIN [2] DIN [3] DIN [4] DIN [5] DIN [6] DIN [7] DIN [8] DIN [9]	I, LVTTTL or 1.8V LVCMOS Internal pull down	Transmit data word.  In 10-bit mode, the 10-bit code-group at DIN [0-9] is serialized with the internal 8b/10b encoder disabled. Bit 9 is the msb.  The 8B/10B specification is defined in IEEE 802.3-2000 section 36.2.2
53 54 55 56 57 58 59 60 61 62	ROUT [0] ROUT [1] ROUT [2] ROUT [3] ROUT [4] ROUT [5] ROUT [6] ROUT [7] ROUT [8] ROUT [9]	O, LVTTTL or 1.8V LVCMOS Internal pull down	Deserialized receive data word.  In 10-bit mode, ROUT [0-9] is the deserialized received data word in 10-bit code group. Bit 9 is the msb.  The 8B/10B specification is defined in IEEE 802.3-2000 section 36.2.2
<b>CLOCK SIGNALS</b>			
6 7	REFCLKP REFCLKN	I, LVDS or LVPECL	Inverting and non-inverting differential serializer reference clock. A low jitter clock source should be connected to REFCLKP & REFCLKN.
64	TXCLK	I, LVTTTL or 1.8V LVCMOS Internal pull down	Transmit clock. TXCLK must be synchronous to REFCLK to avoid FIFO under/overflow though it may differ in phase.
52	RXCLK	I/O, LVTTTL or 1.8V LVCMOS	Write mode: RXCLK is a recovered clock output pin.  Read mode: RXCLK is an input pin. ROUT [9:0] are latched out on RXCLK rising and falling edges. RXCLK must be synchronous to the incoming serial data to avoid FIFO over/underflow, though it may differ in phase. See RXCLKMODE pin description for more details.
22 23	SYSCLKP SYSCLKN	O, LVDS	30.72 MHz output clock. (OPMODE must be low.)
<b>LINE STATUS</b>			
78	LOS	O, LVTTTL or 1.8V LVCMOS	Receiver CPRI loss of signal (LOS) status (8-bit mode only).  0 = signal detected (per CPRI standard) 1 = signal lost (per CPRI standard)  See "LOS Detection" under "Functional Description" for more details.
77	LOCKB	O, LVTTTL or 1.8V LVCMOS	Receiver PLL lock status 0 = Receiver PLL locked 1 = Receiver PLL not locked

Pin #	Pin Name	I/O, Type	Description															
79	CDET	O, LVTTTL or 1.8V LVCMOS	Comma Detect. 0 = no comma yet detected in the incoming serial stream or receiver PLL not locked.  1 = the receiver PLL is locked and a positive or negative comma bit sequence detected in the incoming bit stream. The serial to parallel converter is aligned to the proper 10-bit word boundary when comma alignment is enabled (CALIGN_EN = 1).															
<b>CONTROL PINS</b>																		
82 81	PE [0] PE [1]	I, LVTTTL or 1.8V LVCMOS Internal pull down	Transmitter de-emphasis configuration. Pulling both pins low enables MDIO control, default is no de-emphasis.															
			<table border="1"> <thead> <tr> <th>PE1</th> <th>PE0</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>No de-emphasis</td> </tr> <tr> <td>0</td> <td>1</td> <td>Low de-emphasis</td> </tr> <tr> <td>1</td> <td>0</td> <td>Medium de-emphasis</td> </tr> <tr> <td>1</td> <td>1</td> <td>Maximum de-emphasis</td> </tr> </tbody> </table>	PE1	PE0		0	0	No de-emphasis	0	1	Low de-emphasis	1	0	Medium de-emphasis	1	1	Maximum de-emphasis
PE1	PE0																	
0	0	No de-emphasis																
0	1	Low de-emphasis																
1	0	Medium de-emphasis																
1	1	Maximum de-emphasis																
88 89	EQ [0] EQ [1]	I, LVTTTL or 1.8V LVCMOS Internal pull down	Receive input equalization configuration. Pulling both pins low enables MDIO control, default is no receive equalization.															
			<table border="1"> <thead> <tr> <th>EQ1</th> <th>EQ0</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>No receive equalization</td> </tr> <tr> <td>0</td> <td>1</td> <td>Low receive equalization</td> </tr> <tr> <td>1</td> <td>0</td> <td>Medium receive equalization</td> </tr> <tr> <td>1</td> <td>1</td> <td>Maximum receive equalization</td> </tr> </tbody> </table>	EQ1	EQ0		0	0	No receive equalization	0	1	Low receive equalization	1	0	Medium receive equalization	1	1	Maximum receive equalization
EQ1	EQ0																	
0	0	No receive equalization																
0	1	Low receive equalization																
1	0	Medium receive equalization																
1	1	Maximum receive equalization																
90 91	TXPWDNB RXPWDNB	I, LVTTTL or 1.8V LVCMOS Internal pull down	Power down control signals. <b>TXPWDNB</b> 0 = Transmitter is powered down and DOUT± pins are high impedance. 1 = Transmitter is powered up. <b>RXPWDNB</b> 0 = Receiver is powered down and ROUT [9:0] as well as LOS, LOCKB, CDET, RXCLK, and SYSCLK are high impedance. 1 = Receiver is powered up.															
92	CALIGN_EN	I, LVTTTL or 1.8V LVCMOS Internal pull down	Comma alignment enable. 0 = comma alignment circuitry disabled. 1 = comma detect and alignment circuitry enabled. Receiver aligns 10-bit data to incoming comma character and flags comma detect through CDET pin.															
93	RXCLKMODE	I, LVTTTL or 1.8V LVCMOS Internal pull down	Receiver recovered clock mode 0 = Write mode. RXCLK pin is a recovered clock output. (RXCLK = output pin) 1 = Read mode. RXCLK pin is the ROUT [9:0] bus read input strobe. (RXCLK = input pin)															
80	VSEL	I, LVTTTL or 1.8V LVCMOS Internal pull down	Selects whether single-ended data and control pins are 3.3V LVTTTL or 1.8V LVCMOS. 0 = 1.8V LVCMOS. Tie VSEL to ground and power IOVDD at 1.8 V. 1 = 3.3V LVTTTL. Tie VSEL to IOVDD supply and power IOVDD at 3.3 V.															
94	OPMODE	I, LVTTTL or 1.8V LVCMOS Internal pull down	Selects SerDes mode.  0 = Base station mode 1 = Reserved for future use															
95	RESETB	I, LVTTTL or 1.8V LVCMOS Internal pull down	Hardware SerDes reset. Resets PLLs and MDIO registers.  0 = Hardware SerDes reset 1 = Normal operation															

Pin #	Pin Name	I/O, Type	Description															
96 97	SPMODE [0] SPMODE [1]	I, LVTTTL or 1.8V LVCMOS Internal pull down	Speed mode configuration. (OPMODE must be low) Pulling both pins low enables MDIO control.															
			<table border="1"> <thead> <tr> <th>SPMODE [1]</th> <th>SPMODE [0]</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Rate selected via MDIO</td> </tr> <tr> <td>0</td> <td>1</td> <td>614.4 Mbps rate mode</td> </tr> <tr> <td>1</td> <td>0</td> <td>1228.8 Mbps rate mode</td> </tr> <tr> <td>1</td> <td>1</td> <td>2457.6 Mbps rate mode</td> </tr> </tbody> </table>	SPMODE [1]	SPMODE [0]		0	0	Rate selected via MDIO	0	1	614.4 Mbps rate mode	1	0	1228.8 Mbps rate mode	1	1	2457.6 Mbps rate mode
SPMODE [1]	SPMODE [0]																	
0	0	Rate selected via MDIO																
0	1	614.4 Mbps rate mode																
1	0	1228.8 Mbps rate mode																
1	1	2457.6 Mbps rate mode																
98	TENBMODE	I, LVTTTL or 1.8V LVCMOS, Internal pull down	Enable 10-bit mode The 8B/10B specification is defined in IEEE 802.3-2000 section 36.2.2 0 = Selects 8-bit mode. Enables the internal 8b/10b encoder and decoder. 1 = Selects 10-bit mode. Bypasses internal 8b/10b encoder and decoder.															
99 100	LOOP [0] LOOP [1]	I, LVTTTL or 1.8V LVCMOS, Internal pull down	Loop back configuration. Pulling both pins low enables MDIO control. Note: During Special line (remote) loop back mode, output de-emphasis control is disabled.															
			<table border="1"> <thead> <tr> <th>LOOP [1]</th> <th>LOOP [0]</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Normal mode—no loop back</td> </tr> <tr> <td>0</td> <td>1</td> <td>Line (remote) loop back mode</td> </tr> <tr> <td>1</td> <td>0</td> <td>Local loop back mode</td> </tr> <tr> <td>1</td> <td>1</td> <td>Special line (remote) loop back mode</td> </tr> </tbody> </table>	LOOP [1]	LOOP [0]		0	0	Normal mode—no loop back	0	1	Line (remote) loop back mode	1	0	Local loop back mode	1	1	Special line (remote) loop back mode
LOOP [1]	LOOP [0]																	
0	0	Normal mode—no loop back																
0	1	Line (remote) loop back mode																
1	0	Local loop back mode																
1	1	Special line (remote) loop back mode																
<b>MDC/MDIO</b>																		
30 31 37 36 35 34 33	MDC MDIO ADD0 ADD1 ADD2 ADD3 ADD4	3.3V LVTTTL Internal pull up on ADDR pins	MDC/MDIO configuration bus. Protocol per IEEE 802.2ae-2002 MDC/MDIO Clause 45. These pins are 3.3V LVTTTL compatible, not 1.2V signal compatible.															
<b>IEEE 1149.1 (JTAG)</b>																		
45 41 44 43 46	TDI TDO TMS TCK TRSTB	3.3V LVTTTL Internal pull up on TDI, TMS, and TRSTB	JTAG test bus for IEEE 1149.1 and 1149.6 support.															
<b>RESERVED PINS</b>																		
83 84	RES1 RES2	I	Reserved. Tie with 5 K $\Omega$ resistor to ground.															
<b>POWER</b>																		
9, 15, 20, 32, 38, 47, 85	AVDD18	I, Power	1.8V analog supply.															
8, 14, 21, 42	AVDD33	I, Power	3.3V analog supply.															
1, 2, 28, 29	PVDD33	I, Power	3.3V PLL supply (minimize supply noise to < 100 mV peak-to-peak).															
50, 51, 76, 87	IOVDD	I, Power	1.8V or 3.3V parallel I/O bus and control pin supply. See VSEL pin description for additional information.															
<b>GROUND</b>																		
3, 4, 5, 10, 13, 16, 19, 24, 25, 26, 27, 39, 40, 48, 49, 63, 75, 86	GND	I, Ground	Device ground.															

Pin #	Pin Name	I/O, Type	Description
<b>GROUND DAP</b>			
101	GND	I, Ground	Device ground. Pad must be soldered and connected to GND plane with a minimum of 8 thermal vias to achieve specified thermal performance.

Note: I= input resistor    O = output    Internal pull down = input pin is pulled low by an internal resistor    Internal pull up = input pin is pulled high by an internal resistor

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $AV_{DD18}$ )	-0.3V to +2.0V
Supply Voltage ( $PV_{DD}$ , $IOV_{DD}$ )	-0.3V to +3.6V
Supply Voltage ( $AV_{DD33}$ )	-0.3V to +3.6V
LVC MOS Input Voltage	-0.3V to ( $IOV_{DD}$ + 0.5V)
LVC MOS Output Voltage	-0.3V to ( $IOV_{DD}$ + 0.5V)
MDC/MDIO/ADD[0:4], VSEL Input Voltage	-0.3V to ( $AV_{DD33}$ + 0.5V)
MDIO Output Voltage	-0.3V to ( $AV_{DD33}$ + 0.5V)
CML Receiver Input Voltage	-0.3V to ( $AV_{DD}$ + 0.3V)
CML Receiver Output Voltage	-0.3V to ( $AV_{DD}$ + 0.3V)
Junction Temperature	+125°C
Storage Temperature	-65°C to +150°C
Lead Temperature	
Soldering, 10–20 sec	235 °C
Lead-free +260°C flow is available	
Maximum Package Power Dissipation at 25°C	
100-pin TQFP with Exposed Pad	4.16 W

Note: This is the maximum TQFP-100 package power dissipation capability. For SCAN25100 power dissipation, see the information in the Electrical Characteristics section.

Derating above 25°C	41.6 mW/°C
Thermal Resistance, $\theta_{JA}$ (0 airflow)	24.0°C/W
ESD Rating	
CML RIN/DOUT Pins	
HBM, 1.5 k $\Omega$ , 100 pF	>8 kV
EIAJ, 0 $\Omega$ , 200 pF	>250V
CDM	>2 kV
All Other Pins	
HBM, 1.5 k $\Omega$ , 100 pF	>7 kV
EIAJ, 0 $\Omega$ , 200 pF	>250V
CDM	>2 kV

**Recommended Operating Conditions**

	Min	Typ	Max	Unit
Supply Voltage				
$AV_{DD18}$	1.7	1.8	1.9	V
$AV_{DD33}$ , $PV_{DD33}$	3.135	3.3	3.465	V
$IOV_{DD}$ (1.8V Mode)	1.7	1.8	1.9	V
$IOV_{DD}$ (3.3V Mode)	3.135	3.3	3.465	V
Temperature	-40	25	85	°C
Junction temperature			125	°C
Supply Noise (Peak-to-Peak)			<100	mV

**Electrical Characteristics** Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Condition	Min	Typ (Note 2)	Max	Units
<b>LVC MOS DC SPECIFICATIONS (1.8V I/O)</b>						
$V_{IH}$	High level input voltage		0.65 $V_{DD}$			V
$V_{IL}$	Low level input voltage				0.35 $V_{DD}$	V
$I_{IN}$	Input Current	$V_{IN} = 0V$ or 1.9V	-10		+50	$\mu$ A
$V_{OH}$	High level output voltage	$I_{OH} = -2$ mA	1.2			V
$V_{OL}$	Low level output voltage	$I_{OL} = 2$ mA			0.45	V
$I_{OZ}$	Power Down Output Current	Power down	-20		+20	$\mu$ A
$C_{IO}$	Input/Output Capacitance	Typical		2.8		pF
<b>LVC MOS DC SPECIFICATIONS (3.3V I/O)</b>						
$V_{IH}$	High level input voltage		2			V
$V_{IL}$	Low level input voltage				0.8	V
$I_{IN}$	Input Current	$V_{IN} = 0V$ or 3.465V	-10		+50	$\mu$ A
$V_{OH}$	High level output voltage	$I_{OH} = -2$ mA	2.4			V
$V_{OL}$	Low level output voltage	$I_{OL} = 2$ mA			0.4	V
$I_{OZ}$	Power Down Output Current	Power down	-20		+20	$\mu$ A
$C_{IO}$	Input/Output Capacitance	Typical		2.8		pF
<b>JTAG DC SPECIFICATIONS (3.3V I/O)</b>						
$V_{IH}$	High level input voltage		2			V
$V_{IL}$	Low level input voltage				0.8	V
$I_{IN}$	Input Current	$V_{IN} = 0V$ or 3.465V	-35		+35	$\mu$ A
$V_{OH}$	High level output voltage	$I_{OH} = -2$ mA	2.4			V



Symbol	Parameter	Condition	Min	Typ (Note 2)	Max	Units
$V_{OL}$	Low level output voltage	$I_{OL} = 2 \text{ mA}$			0.4	V
$C_{IO}$	Input/Output Capacitance	Typical		2.8		pF
<b>MDIO/MDC/ADD0-4 DC SPECIFICATIONS</b>						
$V_{IH}$	High level input voltage		2.0		3.465	V
$V_{IL}$	Low level input voltage		GND		0.8	V
$I_{IN}$	Input Current	$V_{IN} = 0\text{V or } 3.465\text{V}$	-150		+150	$\mu\text{A}$
$V_{OH}$	High level output voltage	$I_{OH} = -2 \text{ mA}$	2.4			V
$V_{OL}$	Low level output voltage	$I_{OL} = 2 \text{ mA}$			0.4	V
$I_{OZ}$	Power Down Output Current	Power down	-100		+100	$\mu\text{A}$
$C_{IO}$	Input/Output Capacitance	Typical		2.8		pF
<b>POWER CONSUMPTION (Powerdown)</b>						
$P_{PDN}$	Powerdown Mode	Rx and Tx Powerdown		25	40	mW
<b>RECOMMENDED REFCLK INPUT SPECIFICATIONS</b>						
$V_{IDSREFCLK}$	Differential input voltage		$\pm 100$			$\text{mV}_{P-P}$
$V_{ICM}$	Common mode voltage		0.05V		2.4V	V
$f_{REF}$	REFCLK frequency	OPMODE = 0 (BTS SerDes Mode)	30	30.72	31.5	MHz
$df_{REF}$	REFCLK frequency variation	Variation from nominal frequency	-100		100	ppm
$t_{REF-DC}$	REFCLK duty cycle	Between 50% of the differential voltage across REFCLKP and REFCLKN	45		55	%
$t_{REF-X}$	REFCLK transition time	Transition time between 20% and 80% of the differential voltage across REFCLKP and REFCLKN		300		pS
<b>SYSCLK DC OUTPUT SPECIFICATIONS</b>						
$V_{OD}$	Differential Output Voltage	$R_L = 100\Omega$	$\pm 250$	$\pm 330$	$\pm 450$	mV
$V_{OS}$	Offset Voltage		1.125	1.20	1.375	V
$I_{OS}$	Output Short Circuit Current	Output pair shorted together and tied to GND			35	mA
$I_{OZ}$	Power Down Output Current	Power down	-30		+30	$\mu\text{A}$
<b>TRANSMITTER SERIAL TIMING SPECIFICATIONS</b>						
$V_{OD}$	Output differential voltage swing	PE[1]=0, PE[0]=0	$\pm 550$	$\pm 700$	$\pm 800$	$\text{mV}_{P-P}$
		PE[1]=0, PE[0]=1		$\pm 630$		$\text{mV}_{P-P}$
		PE[1]=1, PE[0]=0		$\pm 500$		$\text{mV}_{P-P}$
		PE[1]=1, PE[0]=1	$\pm 200$	$\pm 360$	$\pm 450$	$\text{mV}_{P-P}$
$R_{DO}$	Output differential resistance		80	100	120	$\Omega$
$R_O$	Output Return Loss	Frequency = 1.229 GHz		-13.4		dB
$t_R, t_F$	Serial data output transition time (Notes 12, 16)	Measured between 20% and 80%	80	100	130	ps
$JIT_{T-DJ}$	Serial data output deterministic jitter (Notes 3, 12)	Output CJPAT with BER of $10^{-12}$ (Note 4)			0.14	Ulp-p
$JIT_{T-TJ}$	Serial data output total jitter (Notes 3, 12)	Output CJPAT pattern with BER of $10^{-12}$ (Note 4)			0.279	Ulp-p
$t_{LAT-T}$	Transmit latency (Notes 9, 7)	614.4 Mbps		310		ns
		1.228 Gbps		155		
		2.4576 Gbps		80		
$t_{DO-LOCK}$	Maximum lock time	K28.5 pattern at 2457.6 Mbps		110	130	us
<b>RECEIVER SERIAL TIMING SPECIFICATIONS</b>						
$V_{ID}$	Input voltage	RINP - RINN	$\pm 100$		$\pm 1100$	$\text{mV}_{P-P}$
$V_{CMR}$	Receiver common mode voltage			0.9		V



Symbol	Parameter	Condition	Min	Typ (Note 2)	Max	Units
$R_R$	Differential Input Terminations		80	100	120	$\Omega$
$RLR_I$	Input Return Loss (Note 12)	Frequency = 1.229 GHz		-20	-15	dB
$t_{LAT-R}$	Receive latency (Notes 10, 8)	614.4 Mbps		280		ns
		1.228 Gbps		140		ns
		2.4576 Gbps		75		ns
$JIT_{R-TOL}$	Total input jitter tolerance (Note 12)	Input CJPAT with BER of $10^{-12}$ (Note 4)			0.66	UIp-p
$F_{R-LOCK}$	Receiver lock range	Input data rate reference to local transmit data rate.	-200		+200	ppm
$t_{R-LOCK}$	Maximum lock time	K28.5 pattern at 2457.6 Mbps			1	ms
<b>TRANSMITTER INPUT TIMING SPECIFICATIONS</b>						
$t_{S-T}$	Setup Time	DIN [9:0] valid to TXCLK rising or falling edge	0.5			ns
$t_{H-T}$	Hold Time	TXCLK rising or falling edge to DIN [9:0] valid	0.5			ns
$t_{DC}$	Duty cycle	TXCLK duty cycle	45		55	%
$f_{TXCLK}$	TXCLK frequency		30		125	MHz
<b>RECEIVER OUTPUT TIMING SPECIFICATIONS (Read Mode RXCLKMODE=1, 1228.8 and 614.4 Mbps only)</b>						
$t_{PDRX}$	RXCLK Propagation Delay	RXCLK rising or falling edge to ROUT [9:0] valid	2	4	6	ns
$t_{DC}$	Duty cycle	RXCLK input duty cycle	45		55	%
$f_{RXCLKR}$	RXCLK input frequency	RXCLK input frequency	30		62.5	MHz
$t_R, t_F$	Output data transition time	For ROUT [0-9], LOCK, etc. pins. Measured between 20% and 80% levels		0.35		ns
<b>RECEIVER OUTPUT TIMING SPECIFICATIONS (Write Mode RXCLKMODE=0)</b>						
$t_{S-R}$	Setup Time	ROUT [9:0] valid to RXCLK rising or falling edge (Note 11)	0.9	1.5		ns
$t_{H-R}$	Hold Time	RXCLK rising or falling edge to ROUT [9:0] valid (Note 11)	0.9	1.5		ns
$t_{DC}$	Duty cycle	RXCLK duty cycle	45		55	%
$f_{RXCLK}$	RXCLK frequency		30		125	MHz
$t_R, t_F$	Output data transition time	For ROUT [0-9], LOCK, etc. pins. Measured between 20% and 80% levels		0.35		ns
<b>CDET OUTPUT TIMING SPECIFICATIONS (Read Mode RXCLKMODE=1, 1228.8 and 614.4 Mbps only)</b>						
$t_{PDCD}$	CDET Propagation Delay	RXCLK rising or falling edge to CDET	2	4	6	ns
<b>CDET OUTPUT TIMING SPECIFICATIONS (Write Mode RXCLKMODE=0) (Note 5)</b>						
$t_{S-C}$	Setup Time	CDET valid to RXCLK rising or falling edge	1			ns
$t_{H-C}$	Hold Time	RXCLK rising or falling edge to CDET valid	1.1			ns
<b>SYSCLK LVDS OUTPUT TIMING SPECIFICATIONS</b>						
$t_{SYSCLKND}$	Duty cycle		40		60	%
$JIT_{SYSCLK}$	Cycle to cycle jitter	(Note 12)		40	65	ps p-p
$t_R, t_F$	Output transition time	Between 20% and 80% levels (Note 12)	0.1		0.3	ns
<b>MDC/MDIO TIMING SPECIFICATIONS (Clause 45)</b>						
$f_{MDC}$	MDC Frequency		0		2.5	MHz

Symbol	Parameter	Condition	Min	Typ (Note 2)	Max	Units
$t_{S-MDIO}$	Setup Time	MDIO (input) valid to MDC rising clock	10			ns
$t_{H-MDIO}$	Hold Time	MDC rising edge to MDIO (input) invalid	10			ns
$t_{D-MDIO}$	Delay Time	MDIO (output) delay from MDC rising edge	0		300	ns
$t_{X-MDIO}$	Transition Time	Measured at MDIO when used as output, CL = 470 pF		1		ns
<b>MINIMUM PULSE WIDTH, Hardware Reset (Note 13)</b>						
$t_{TX-RST}$	Transmitter Reset	TXPWDNB = 0		1		us
$t_{RX-RST}$	Receiver Reset	RXPWDNB = 0		1		us
$t_{RST}$	SerDes Reset	RESETB = 0		1		us
<b>JTAG TIMING SPECIFICATIONS</b>						
$f_{JTAG}$	JTAG TCK Frequency	$R_L = 1000\Omega$ , $C_L = 15\text{ pF}$	25			MHz
$t_{R-J}$ $t_{F-J}$	TDO data transition time (20% to 80%)			2		ns
$t_{S-TDI}$	Setup Time TDI to TCK High or Low		2			ns
$t_{H-TDI}$	Hold Time TDI to TCK High or Low		2			ns
$t_{S-TMS}$	Setup Time TMS to TCK High or Low		2			ns
$t_{H-TMS}$	Hold Time TMS to TCK High or Low		2			ns
$t_{W-TCK}$	TCK Pulse Width		10			ns
$t_{W-TRST}$	TRSTB Pulse Width		2.5			ns
$t_{REC}$	Recovery Time TRSTB to TCK		14			ns
<b>DELAY CALIBRATION MEASUREMENT (DCM) (Notes 12, 14, 15)</b>						
$T_{14}$	$T_{14}$ Delay Accuracy	Receive and Transmit PLLs locked to valid hyperframe data.			± 800	ps
$T_{offset}$	$T_{offset}$ Delay Accuracy				± 800	ps
$T_{ser}$	Serializer Delay Accuracy				± 1200	ps
$T_{des}$	Deserializer Delay Accuracy				± 1200	ps
$T_{in-out}$	$T_{in-out}$ Delay Accuracy				± 1200	ps
$T_{out-in}$	$T_{out-in}$ Delay Accuracy				± 1200	ps
<p><b>Note 1:</b> "Absolute Maximum Ratings" are the ratings beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.</p> <p><b>Note 2:</b> Typical parameters are measured at nominal supply levels and <math>T_A = 25^\circ\text{C}</math>. They are for reference purposes and are not production-tested.</p> <p><b>Note 3:</b> Transmit Jitter testing methodology is defined in Appendix 48B of IEEE 802.2ae-2002. The SCAN25100 transmit output jitter is constant for all valid CPRI datarates. For 614.4 and 1228.8 Mbps rates, the transmit jitter is significantly less than the specified limits in terms of UI.</p> <p><b>Note 4:</b> CJPAT is a stress pattern defined in IEEE 802.2ae-2002 Appendix 48A</p> <p><b>Note 5:</b> CDET nominal valid duration is determined by the CPRI data rate. CDET timing is similar to the ROUT[0:9] timing.</p> <p><b>Note 6:</b> Transmit or Receive K28.5 pattern. Assumes TXCLK is stable and toggles only after all SerDes clocks become synchronous.</p> <p><b>Note 7:</b> Transmit latency is fixed once the link is established and is guaranteed by the Tser specification.</p> <p><b>Note 8:</b> Receive latency is fixed once the link is established and is guaranteed by the Tdes specification.</p> <p><b>Note 9:</b> Conditions: The TX PLL is locked, the TXCLK is stable and the TXCLK is synchronous.</p> <p><b>Note 10:</b> Conditions: The RX PLL is locked to the incoming data and the SCAN25100 is in WRITE mode.</p> <p><b>Note 11:</b> Receiver output timing specifications for TS-R and TH-R are tested at the CPRI rate of 2.4576 Gbps.</p> <p><b>Note 12:</b> Limits are guaranteed by design and characterization over process, supply voltage, and temperature variations.</p> <p><b>Note 13:</b> Limits are guaranteed by design.</p> <p><b>Note 14:</b> Serial side DCM readings are referenced to the first bit of the K28.5 pattern {110000 0101 001111 1010}. Parallel side DCM readings are referenced to the TXCLK or RXCLK edge (not the data edge) that registers the K character as an input or output.</p> <p><b>Note 15:</b> DCM readings have been validated when the RXCLK pin on the SCAN25100 is used as an output in "WRITE" mode (RXCLKMODE = 0) and IOVDD = 3.3V.</p> <p><b>Note 16:</b> Edge rate characterization includes the loading effects of 1.0 uF AC-coupling capacitors and 4 inches of 100-Ohm differential microstrip.</p>						

# AC Timing Diagrams





# Notes

SCAN25100

## Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

**NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION.** As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2006 National Semiconductor Corporation

For the most current product information visit us at [www.national.com](http://www.national.com)



**National Semiconductor  
Americas Customer  
Support Center**  
Email:  
[new.feedback@nsc.com](mailto:new.feedback@nsc.com)  
Tel: 1-800-272-9959

**National Semiconductor Europe  
Customer Support Center**  
Fax: +49 (0) 180-530-85-86  
Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
Deutsch Tel: +49 (0) 69 9508 6208  
English Tel: +49 (0) 870 24 0 2171  
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia  
Pacific Customer Support Center**  
Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor Japan  
Customer Support Center**  
Fax: 81-3-5639-7507  
Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)  
Tel: 81-3-5639-7560