

# NT1GT72U89D0BY / NT2GT72U8PD0BY

1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## 240pin Unbuffered DDR2 SDRAM MODULE with ECC

Based on 128Mx8 DDR2 SDRAM D-die

### Features

Performance:

|                                      | PC2-5300 | PC2-6400 | PC2-6400 | Unit |
|--------------------------------------|----------|----------|----------|------|
| Speed Sort                           | -3C      | -AD      | -AC      |      |
| DIMM $\overline{\text{CAS}}$ Latency | 5        | 6        | 5        |      |
| f CK Clock Frequency                 | 333      | 400      | 400      | MHz  |
| t CK Clock Cycle                     | 3        | 2.5      | 2.5      | ns   |
| f DQ DQ Burst Frequency              | 667      | 800      | 800      | Mbps |

- JEDEC Standard 240-pin Dual In-Line Memory Module
- 128Mx72 and 256Mx72 DDR2 Unbuffered DIMM based on 128Mx8 DDR2 SDRAM D-die
- Double Data Rate architecture; two data transfer per clock cycle
- Differential bi-directional data strobe (DQS &  $\overline{\text{DQS}}$ )
- DQS is edge-aligned with data for reads and is center-aligned with data for writes
- Differential clock inputs (CK &  $\overline{\text{CK}}$ )
- Intended for 333MHz/400MHz applications
- Inputs and outputs are SSTL-18 compatible
- $V_{\text{DD}} = V_{\text{DDQ}} = 1.8\text{V} \pm 0.1\text{V}$
- 7.8  $\mu\text{s}$  Max. Average Periodic Refresh Interval
- Programmable Operation:
  - Device  $\overline{\text{CAS}}$  Latency: 3, 4, 5 (-3C/-AC); 4, 5, 6 (-AD)
  - Burst Length: 4, 8
- Auto Refresh (CBR) and Self Refresh Modes
- Automatic and controlled precharge commands
- 14/10/1 Addressing (row/column/rank) – 1GB
- 14/10/2 Addressing (row/column/rank) – 2GB
- Serial Presence Detect
- On Die Termination (ODT)
- OCD impedance adjustment
- Gold contacts
- SDRAMs in 60-ball BGA Package
- RoHS Compliance

### Description

NT1GT72U89D0BY and NT2GT72U8PD0BY are 240-Pin Double Data Rate 2 (DDR2) Synchronous DRAM Unbuffered Dual In-Line Memory Module with ECC (UDIMM/ECC), organized as one rank 128Mx72 and two ranks 256Mx72 high-speed memory array. Modules use nine 128Mx8 DDR2 SDRAMs and eighteen 128Mx8 DDR2 SDRAMs in BGA packages. These DIMMs are manufactured using raw cards developed for broad industry use as reference designs. The use of these common design files minimizes electrical variation between suppliers. All NANYA DDR2 SDRAM DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint.

The DIMM is intended for use in applications operating up to 333MHz (or 400MHz) clock speeds and achieves high-speed data transfer rates of up to 667Mbps (or 800Mbps). Prior to any access operation, the device  $\overline{\text{CAS}}$  latency and burst / length /operation type must be programmed into the DIMM by address inputs A0-A13 and I/O inputs BA0, BA1 and BA2 using the mode register set cycle.

The DIMM uses serial presence-detect implemented via a serial 2,048-bit EEPROM using a standard IIC protocol. The first 128 bytes of serial PD data are programmed and locked during module assembly. The remaining 128 bytes are available for use by the customer.

# NT1GT72U89D0BY / NT2GT72U8PD0BY

1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Ordering Information

| Part Number       | Speed                    |          |          | Organization | Leads | Power | Note |
|-------------------|--------------------------|----------|----------|--------------|-------|-------|------|
|                   | Frequency                | CL       | PC       |              |       |       |      |
| NT1GT72U89D0BY-3C | 333MHz (3.00ns @ CL = 5) | DDR2-667 | PC2-5300 | 128Mx72      | GOLD  | 1.8V  |      |
| NT1GT72U89D0BY-AD | 400MHz (2.50ns @ CL = 6) | DDR2-800 | PC2-6400 |              |       |       |      |
| NT1GT72U89D0BY-AC | 400MHz (2.50ns @ CL = 6) | DDR2-800 | PC2-6400 |              |       |       |      |
| NT2GT72U8PD0BY-3C | 333MHz (3.00ns @ CL = 5) | DDR2-667 | PC2-5300 | 256Mx72      |       |       |      |
| NT2GT72U8PD0BY-AD | 400MHz (2.50ns @ CL = 6) | DDR2-800 | PC2-6400 |              |       |       |      |
| NT2GT72U8PD0BY-AC | 400MHz (2.50ns @ CL = 6) | DDR2-800 | PC2-6400 |              |       |       |      |

## Pin Description

|   |                                     |  |  |
|---|-------------------------------------|--|--|
| CK0~CK2<br>$\overline{\text{CK0}}\sim\overline{\text{CK2}}$ | Differential Clock Inputs           | DQ0-DQ63   | Data input/output                        |
| CKE0, CKE1  | Clock Enable                        | CB0-CB7  | ECC Check Bit Data Input/Output          |
| $\overline{\text{RAS}}$                                     | Row Address Strobe                  | DQS0-DQS8  | Bidirectional data strobes               |
| $\overline{\text{CAS}}$                                     | Column Address Strobe               | DM0-DM8  | Input Data Mask                          |
| $\overline{\text{WE}}$                                      | Write Enable                        | $\overline{\text{DQS0}}\sim\overline{\text{DQS8}}$ | Differential data strobes                |
| $\overline{\text{CS0}}, \overline{\text{CS1}}$              | Chip Selects                        | VDD  | Power (1.8V)                             |
| A0-A9, A0-A13   | Address Inputs                      | VREF   | Ref. Voltage for SSTL_18 inputs          |
| A10/AP  | Column Address Input/Auto-precharge | VDDSPD   | Serial EEPROM positive power supply      |
| BA0 ~ BA2   | SDRAM Bank Address Inputs           | VSS  | Ground                                   |
| RESET   | Reset pin                           | SCL  | Serial Presence Detect Clock Input       |
| ODT0, ODT1  | On-die termination control lines    | SDA  | Serial Presence Detect Data input/output |
| NC  | No Connect                          | SA0 ~ SA2  | Serial Presence Detect Address Inputs    |

Note: ODT1, CKE1 and  $\overline{\text{CS1}}$  are only support in 2GB module type.

# NT1GT72U89D0BY / NT2GT72U8PD0BY

1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Pinout

| Pin | Front            | Pin | Front            | Pin | Front           | Pin | Back            | Pin | Back             | Pin | Back               |
|-----|------------------|-----|------------------|-----|-----------------|-----|-----------------|-----|------------------|-----|--------------------|
| 1   | V <sub>REF</sub> | 42  | CB0              | 82  | V <sub>SS</sub> | 121 | V <sub>SS</sub> | 162 | CB5              | 202 | DM4                |
| 2   | V <sub>SS</sub>  | 43  | CB1              | 83  | DQS4            | 122 | DQ4             | 163 | V <sub>SS</sub>  | 203 | NC                 |
| 3   | DQ0              | 44  | V <sub>SS</sub>  | 84  | DQS4            | 123 | DQ5             | 164 | DM8              | 204 | V <sub>SS</sub>    |
| 4   | DQ1              | 45  | DQS8             | 85  | V <sub>SS</sub> | 124 | V <sub>SS</sub> | 165 | NC               | 205 | DQ38               |
| 5   | V <sub>SS</sub>  | 46  | DQS8             | 86  | DQ34            | 125 | DM0             | 166 | V <sub>SS</sub>  | 206 | DQ39               |
| 6   | DQS0             | 47  | V <sub>SS</sub>  | 87  | DQ35            | 126 | NC              | 167 | CB6              | 207 | V <sub>SS</sub>    |
| 7   | DQS0             | 48  | CB2              | 88  | V <sub>SS</sub> | 127 | V <sub>SS</sub> | 168 | CB7              | 208 | DQ44               |
| 8   | V <sub>SS</sub>  | 49  | CB3              | 89  | DQ40            | 128 | DQ6             | 169 | V <sub>SS</sub>  | 209 | DQ45               |
| 9   | DQ2              | 50  | V <sub>SS</sub>  | 90  | DQ41            | 129 | DQ7             | 170 | V <sub>DDQ</sub> | 210 | V <sub>SS</sub>    |
| 10  | DQ3              | 51  | V <sub>DDQ</sub> | 91  | V <sub>SS</sub> | 130 | V <sub>SS</sub> | 171 | NC,CKE1          | 211 | DM5                |
| 11  | V <sub>SS</sub>  | 52  | CKE0             | 92  | DQS5            | 131 | DQ12            | 172 | V <sub>DD</sub>  | 212 | NC                 |
| 12  | DQ8              | 53  | V <sub>DD</sub>  | 93  | DQS5            | 132 | DQ13            | 173 | NC               | 213 | V <sub>SS</sub>    |
| 13  | DQ9              | 54  | BA2              | 94  | V <sub>SS</sub> | 133 | V <sub>SS</sub> | 174 | NC               | 214 | DQ46               |
| 14  | V <sub>SS</sub>  | 55  | NC               | 95  | DQ42            | 134 | DM1             | 175 | V <sub>DDQ</sub> | 215 | DQ47               |
| 15  | DQS1             | 56  | V <sub>DDQ</sub> | 96  | DQ43            | 135 | NC              | 176 | A12              | 216 | V <sub>SS</sub>    |
| 16  | DQS1             | 57  | A11              | 97  | V <sub>SS</sub> | 136 | V <sub>SS</sub> | 177 | A9               | 217 | DQ52               |
| 17  | V <sub>SS</sub>  | 58  | A7               | 98  | DQ48            | 137 | CK1             | 178 | V <sub>DD</sub>  | 218 | DQ53               |
| 18  | NC               | 59  | V <sub>DD</sub>  | 99  | DQ49            | 138 | CK1             | 179 | A8               | 219 | V <sub>SS</sub>    |
| 19  | NC               | 60  | A5               | 100 | V <sub>SS</sub> | 139 | V <sub>SS</sub> | 180 | A6               | 220 | CK2                |
| 20  | V <sub>SS</sub>  | 61  | A4               | 101 | SA2             | 140 | DQ14            | 181 | V <sub>DDQ</sub> | 221 | CK2                |
| 21  | DQ10             | 62  | V <sub>DDQ</sub> | 102 | NC              | 141 | DQ15            | 182 | A3               | 222 | V <sub>SS</sub>    |
| 22  | DQ11             | 63  | A2               | 103 | V <sub>SS</sub> | 142 | V <sub>SS</sub> | 183 | A1               | 223 | DM6                |
| 23  | V <sub>SS</sub>  | 64  | V <sub>DD</sub>  | 104 | DQS6            | 143 | DQ20            | 184 | V <sub>DD</sub>  | 224 | NC                 |
| 24  | DQ16             | KEY |                  | 105 | DQS6            | 144 | DQ21            | KEY |                  | 225 | V <sub>SS</sub>    |
| 25  | DQ17             | 65  | V <sub>SS</sub>  | 106 | V <sub>SS</sub> | 145 | V <sub>SS</sub> | 185 | CK0              | 226 | DQ54               |
| 26  | V <sub>SS</sub>  | 66  | V <sub>SS</sub>  | 107 | DQ50            | 146 | DM2             | 186 | CK0              | 227 | DQ55               |
| 27  | DQS2             | 67  | V <sub>DD</sub>  | 108 | DQ51            | 147 | NC              | 187 | V <sub>DD</sub>  | 228 | V <sub>SS</sub>    |
| 28  | DQS2             | 68  | NC               | 109 | V <sub>SS</sub> | 148 | V <sub>SS</sub> | 188 | A0               | 229 | DQ60               |
| 29  | V <sub>SS</sub>  | 69  | V <sub>DD</sub>  | 110 | DQ56            | 149 | DQ22            | 189 | V <sub>DD</sub>  | 230 | DQ61               |
| 30  | DQ18             | 70  | A10/AP           | 111 | DQ57            | 150 | DQ23            | 190 | BA1              | 231 | V <sub>SS</sub>    |
| 31  | DQ19             | 71  | BA0              | 112 | V <sub>SS</sub> | 151 | V <sub>SS</sub> | 191 | V <sub>DDQ</sub> | 232 | DM7                |
| 32  | V <sub>SS</sub>  | 72  | V <sub>DDQ</sub> | 113 | DQS7            | 152 | DQ28            | 192 | RAS              | 233 | NC                 |
| 33  | DQ24             | 73  | WE               | 114 | DQS7            | 153 | DQ29            | 193 | CS0              | 234 | V <sub>SS</sub>    |
| 34  | DQ25             | 74  | CAS              | 115 | V <sub>SS</sub> | 154 | V <sub>SS</sub> | 194 | V <sub>DDQ</sub> | 235 | DQ62               |
| 35  | V <sub>SS</sub>  | 75  | V <sub>DDQ</sub> | 116 | DQ58            | 155 | DM3             | 195 | ODT0             | 236 | DQ63               |
| 36  | DQS3             | 76  | NC, CS1          | 117 | DQ59            | 156 | NC              | 196 | A13              | 237 | V <sub>SS</sub>    |
| 37  | DQS3             | 77  | NC,ODT1          | 118 | V <sub>SS</sub> | 157 | V <sub>SS</sub> | 197 | V <sub>DD</sub>  | 238 | V <sub>DDSPD</sub> |
| 38  | V <sub>SS</sub>  | 78  | V <sub>DDQ</sub> | 119 | SDA             | 158 | DQ30            | 198 | V <sub>SS</sub>  | 239 | SA0                |
| 39  | DQ26             | 79  | V <sub>SS</sub>  | 120 | SCL             | 159 | DQ31            | 199 | DQ36             | 240 | SA1                |
| 40  | DQ27             | 80  | DQ32             |     |                 | 160 | V <sub>SS</sub> | 200 | DQ37             |     |                    |
| 41  | V <sub>SS</sub>  | 81  | DQ33             |     |                 | 161 | CB4             | 201 | V <sub>SS</sub>  |     |                    |

Note: CS1, ODT1 and CKE1 (Pins 76, 77 and 171) are only support in 2GB module type.

# NT1GT72U89D0BY / NT2GT72U8PD0BY

1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC




## Input/Output Functional Description



| Symbol   | Type   | Polarity                   | Function   |
|--|--------|----------------------------|--|
| CK0, CK1, CK2  | (SSTL) | Positive Edge              | The positive line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL. All the DDR2 SDRAM address and control inputs are sampled on the rising edge of their associated clocks.  |
| $\overline{CK0}$ , $\overline{CK1}$ , $\overline{CK2}$ | (SSTL) | Negative Edge              | The negative line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL.   |
| CKE0, CEK1   | (SSTL) | Active High                | Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CEK low initiates the Power Down mode, or the Self Refresh mode. CEK1 apply on 2GB UDIMM/ECC only.   |
| $\overline{CS0}$ , $\overline{CS1}$                    | (SSTL) | Active Low                 | Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. $\overline{CS1}$ apply on 2GB UDIMM/ECC only.   |
| $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$  | (SSTL) | Active Low                 | When sampled at the positive rising edge of the clock, $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ define the operation to be executed by the SDRAM.   |
| VREF   | Supply |                            | Reference voltage for SSTL-18 inputs   |
| VDDQ   | Supply |                            | Isolated power supply for the DDR SDRAM output buffers to provide improved noise immunity  |
| ODT0, ODT1   | Input  | Active High                | On-Die Termination control signals. ODT1 apply on 2GB UDIMM/ECC only.  |
| BA0 – BA2  | (SSTL) | -                          | Selects which SDRAM bank is to be active.  |
| A0 - A9<br>A10/AP<br>A11 - A13                         | (SSTL) | -                          | During a Bank Activate command cycle, A0-A13 defines the row address (RA0-RA13) when sampled at the rising clock edge.<br>During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke "Autoprecharge" operation at the end of the Burst Read or Write cycle. If AP is high, autoprecharge is selected and BA0/BA1 defines the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0/BA1 to control which bank(s) to precharge. If AP is high all 4 banks will be precharged regardless of the state of BA0/BA1. If AP is low, then BA0/BA1 are used to define which bank to pre-charge. |
| DQ0 – DQ63<br>CB0 – CB7                                | (SSTL) | Active High                | Data and Check Bit Input/Output pins. Check bits are only applicable on the x72 DIMM configurations.   |
| VDD, VSS   | Supply |                            | Power and ground for the DDR2 SDRAM input buffers and core logic   |
| DQS0 – DQS8<br>$\overline{DQS0}$ – $\overline{DQS8}$   | (SSTL) | Negative and Positive Edge | Data strobe for input and output data  |
| DM0 – DM8  | Input  | Active High                | The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect. DM8 is associated with check bits CB0-CB7, and is not used on x64 modules.   |
| SA0 – SA2  |        | -                          | Address inputs. Connected to either VDD or VSS on the system board to configure the Serial Presence Detect EEPROM address.   |
| SDA  |        | -                          | This bi-directional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to VDD to act as a pull-up.   |
| SCL  |        | -                          | This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus line to VDD to act as a pull-up.  |
| VDDSPD   | Supply |                            | Serial EEPROM positive power supply.   |

### Functional Block Diagram

(1GB, 1 Rank, 128Mx8 DDR2 SDRAMs)



BA0-BA2 → BA0-BA2 : SDRAMs D0-D8  
 A0-A13 → A0-A13 : SDRAMs D0-D8  
 RAS → RAS : SDRAMs D0-D8  
 CAS → CAS : SDRAMs D0-D8  
 WE → WE : SDRAMs D0-D8  
 CKE0 → CKE : SDRAMs D0-D8  
 ODT0 → ODT : SDRAMs D0-D8



# NT1GT72U89D0BY / NT2GT72U8PD0BY


1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Functional Block Diagram

(2GB, 2 Ranks, 128Mx8 DDR2 SDRAMs)



- BA0-BA2 → BA0-BA2 : SDRAMs D 0-D17
- A0-A13 → A0-A13 : SDRAMs D0-D17
- RAS → RAS : SDRAMs D0-D17
- CAS → CAS : SDRAMs D0-D17
- WE → WE : SDRAMs D0-D17
- CKE0 → CKE : SDRAMs D0-D8
- CKE1 → CKE : SDRAMs D9-D17
- ODT0 → ODT : SDRAMs D0-D8
- ODT1 → ODT : SDRAMs D9-D17

# NT1GT72U89D0BY / NT2GT72U8PD0BY

1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Serial Presence Detect -- Part 1 of 2 (1GB)

128Mx72 1 RANK UNBUFFERED DDR2 SDRAM DIMM based on 128Mx8, 8Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

| Byte | Description  | SPD Entry Value                        |            |            | Serial PD Data Entry (Hexadecimal) |            |            | Note |
|------|--|--|------------|------------|------------------------------------|------------|------------|------|
|      |  | 667<br>-3C                             | 800<br>-AD | 800<br>-AC | 667<br>-3C                         | 800<br>-AD | 800<br>-AC |      |
| 0    | Number of Serial PD Bytes Written during Production            | 128                                    |            |            | 80                                 |            |            |      |
| 1    | Total Number of Bytes in Serial PD device                      | 256                                    |            |            | 08                                 |            |            |      |
| 2    | Fundamental Memory Type  | DDR2                                   |            |            | 08                                 |            |            |      |
| 3    | Number of Row Addresses on Assembly                            | 14                                     |            |            | 0E                                 |            |            |      |
| 4    | Number of Column Addresses on Assembly                         | 10                                     |            |            | 0A                                 |            |            |      |
| 5    | Number of DIMM Ranks   | 1 rank, Height=30mm                    |            |            | 60                                 |            |            |      |
| 6    | Data Width of Assembly   | X72                                    |            |            | 48                                 |            |            |      |
| 7    | Reserved   | Undefined                              |            |            | 00                                 |            |            |      |
| 8    | Voltage Interface Level of this Assembly                       | SSTL_1.8V                              |            |            | 05                                 |            |            |      |
| 9    | DDR2 SDRAM Device Cycle Time at CL=5                           | 3.0ns                                  | 2.5ns      |            | 30                                 | 25         |            |      |
| 10   | DDR2 SDRAM Device Access Time from Clock at CL=5               | 0.45ns                                 | 0.4ns      |            | 45                                 | 40         |            |      |
| 11   | DIMM Configuration Type  | ECC                                    |            |            | 02                                 |            |            |      |
| 12   | Refresh Rate/Type  | 7.8µs                                  |            |            | 82                                 |            |            |      |
| 13   | Primary DDR2 SDRAM Width                                       | X8                                     |            |            | 08                                 |            |            |      |
| 14   | Error Checking DDR2 SDRAM Device Width                         | X8                                     |            |            | 08                                 |            |            |      |
| 15   | Reserved   | Undefined                              |            |            | 00                                 |            |            |      |
| 16   | DDR2 SDRAM Device Attributes: Burst Length Supported           | 4,8                                    |            |            | 0C                                 |            |            |      |
| 17   | DDR2 SDRAM Device Attributes: Number of Device Banks           | 8                                      |            |            | 08                                 |            |            |      |
| 18   | DDR2 SDRAM Device Attributes: CAS Latencies Supported          | 3,4,5                                  | 4,5,6      | 3,4,5      | 38                                 | 70         | 38         |      |
| 19   | DIMM Mechanical Characteristics                                | x ≤ 4.10 (mm)                          |            |            | 01                                 |            |            |      |
| 20   | DDR2 SDRAM DIMM Type Information                               | UDIMM (133.5mm)                        |            |            | 02                                 |            |            |      |
| 21   | DDR2 SDRAM Module Attributes:                                  | Normal DIMM                            |            |            | 00                                 |            |            |      |
| 22   | DDR2 SDRAM Device Attributes: General                          | Support weak driver, 50Ω ODT, and PASR |            |            | 07                                 |            |            |      |
| 23   | Minimum Clock Cycle at CL=4                                    | 3.75ns                                 | 3.0ns      | 3.75ns     | 3D                                 | 30         | 3D         |      |
| 24   | Maximum Data Access Time from Clock at CL=4                    | 0.5ns                                  | 0.45ns     | 0.5ns      | 50                                 | 45         | 50         |      |
| 25   | Minimum Clock Cycle Time at CL=3                               | 5.0ns                                  | 3.75ns     | 5.0ns      | 50                                 | 3D         | 50         |      |
| 26   | Maximum Data Access Time from Clock at CL=3                    | 0.6ns                                  | 0.5ns      | 0.6ns      | 60                                 | 50         | 60         |      |
| 27   | Minimum Row Precharge Time (t <sub>RP</sub> )                  | 15ns                                   |            | 12.5ns     | 3C                                 |            | 32         |      |
| 28   | Minimum Row Active to Row Active delay (t <sub>RRD</sub> )     | 7.5ns                                  |            |            | 1E                                 |            |            |      |
| 29   | Minimum RAS to CAS delay (t <sub>RCD</sub> )                   | 15ns                                   |            | 12.5ns     | 3C                                 |            | 32         |      |
| 30   | Minimum RAS Pulse Width (t <sub>RAS</sub> )                    | 45ns                                   |            |            | 2D                                 |            |            |      |
| 31   | Module Bank Density  | 1GB                                    |            |            | 01                                 |            |            |      |
| 32   | Address and Command Setup Time Before Clock (t <sub>IS</sub> ) | 0.20ns                                 | 0.17ns     |            | 20                                 | 17         |            |      |
| 33   | Address and Command Hold Time After Clock (t <sub>IH</sub> )   | 0.27ns                                 | 0.25ns     |            | 27                                 | 25         |            |      |
| 34   | Data Input Setup Time Before Clock (t <sub>DS</sub> )          | 0.10ns                                 | 0.05ns     |            | 10                                 | 05         |            |      |
| 35   | Data Input Hold Time After Clock (t <sub>DH</sub> )            | 0.175ns                                | 0.12ns     |            | 17                                 | 12         |            |      |
| 36   | Write Recovery Time (t <sub>WR</sub> )                         | 15.0ns                                 |            |            | 3C                                 |            |            |      |
| 37   | Internal Write to Read Command delay (t <sub>WTR</sub> )       | 7.5ns                                  |            |            | 1E                                 |            |            |      |
| 38   | Internal Read to Precharge delay (t <sub>RTP</sub> )           | 7.5ns                                  |            |            | 1E                                 |            |            |      |
| 39   | Reserved   | Undefined                              |            |            | 00                                 |            |            |      |

# NT1GT72U89D0BY / NT2GT72U8PD0BY

1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Serial Presence Detect -- Part 2 of 2 (1GB)

128Mx72 1 RANK UNBUFFERED DDR2 SDRAM DIMM based on 128Mx8, 8Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

| Byte   | Description                                 | SPD Entry Value  |            |            | Serial PD Data Entry (Hexadecimal) |            |            | Note |
|--------|---|--|------------|------------|------------------------------------|------------|------------|------|
|        |   | 667<br>-3C   | 800<br>-AD | 800<br>-AC | 667<br>-3C                         | 800<br>-AD | 800<br>-AC |      |
| 40     | Extension of Byte 41 tRC and Byte 42 tRFC   | The number below a decimal point of tRC and tRFC are 0, tRFC is less than 256ns. |            |            | 06                                 |            | 36         |      |
| 41     | Minimum Core Cycle Time (tRC)               | 60.0ns   |            | 57.5ns     | 3C                                 |            | 39         |      |
| 42     | Min. Auto Refresh Command Cycle Time (tRFC) | 127.5ns  |            |            | 7F                                 |            |            |      |
| 43     | Maximum Clock Cycle Time (tCK)              | 8.0ns  |            |            | 80                                 |            |            |      |
| 44     | Max. DQS-DQ Skew Factor (tQHS)              | 0.24ns   | 0.20ns     |            | 18                                 | 14         |            |      |
| 45     | Read Data Hold Skew Factor (tQHS)           | 0.34ns   | 0.30ns     |            | 22                                 | 1E         |            |      |
| 46     | PLL Relock Time                             | Undefined  |            |            | 00                                 |            |            |      |
| 46-61  | Reserved                                    | Undefined  |            |            | 00                                 |            |            |      |
| 62     | SPD Revision                                | 1.3  |            |            | 13                                 |            |            |      |
| 63     | Checksum for bytes 0-62                     | Checksum Data  |            |            | 29                                 | F3         | 0F         |      |
| 64-71  | Manufacturer's JEDEC ID Code                | NANYA  |            |            | 7F7F7F0B00000000                   |            |            |      |
| 72     | Module Manufacturing Location               | Manufacturing Code   |            |            | --                                 |            |            |      |
| 73-91  | Module Part number                          | Module Part Number in ASCII  |            |            | --                                 |            |            | 1    |
| 92-255 | Reserved                                    | Undefined  |            |            | --                                 |            |            |      |

Note 1:

NT1GT72U89D0BY-3C → 4E543147543732553839443042592D33432020  
NT1GT72U89D0BY-AD → 4E543147543732553839443042592D41442020  
NT1GT72U89D0BY-AC → 4E543147543732553839443042592D41432020



# NT1GT72U89D0BY / NT2GT72U8PD0BY

1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Serial Presence Detect -- Part 1 of 2 (2GB)

256Mx72 2 RANKs UNBUFFERED DDR2 SDRAM DIMM based on 128Mx8, 8Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

| Byte | Description  | SPD Entry Value                        |        |        | Serial PD Data Entry (Hexadecimal) |        |        | Note |
|------|--|--|--------|--------|------------------------------------|--------|--------|------|
|      |  | 667-3C                                 | 800-AD | 800-AC | 667-3C                             | 800-AD | 800-AC |      |
| 0    | Number of Serial PD Bytes Written during Production            | 128                                    |        |        | 80                                 |        |        |      |
| 1    | Total Number of Bytes in Serial PD device                      | 256                                    |        |        | 08                                 |        |        |      |
| 2    | Fundamental Memory Type  | DDR2                                   |        |        | 08                                 |        |        |      |
| 3    | Number of Row Addresses on Assembly                            | 14                                     |        |        | 0E                                 |        |        |      |
| 4    | Number of Column Addresses on Assembly                         | 10                                     |        |        | 0A                                 |        |        |      |
| 5    | Number of DIMM Ranks   | 2 ranks, Height=30mm                   |        |        | 61                                 |        |        |      |
| 6    | Data Width of Assembly   | X72                                    |        |        | 48                                 |        |        |      |
| 7    | Reserved   | Undefined                              |        |        | 00                                 |        |        |      |
| 8    | Voltage Interface Level of this Assembly                       | SSTL_1.8V                              |        |        | 05                                 |        |        |      |
| 9    | DDR2 SDRAM Device Cycle Time at CL=5                           | 3.0ns                                  | 2.5ns  |        | 30                                 | 25     |        |      |
| 10   | DDR2 SDRAM Device Access Time from Clock at CL=5               | 0.45ns                                 | 0.4ns  |        | 45                                 | 40     |        |      |
| 11   | DIMM Configuration Type  | ECC                                    |        |        | 02                                 |        |        |      |
| 12   | Refresh Rate/Type  | 7.8µs/self                             |        |        | 82                                 |        |        |      |
| 13   | Primary DDR2 SDRAM Width                                       | X8                                     |        |        | 08                                 |        |        |      |
| 14   | Error Checking DDR2 SDRAM Device Width                         | X8                                     |        |        | 08                                 |        |        |      |
| 15   | Reserved   | Undefined                              |        |        | 00                                 |        |        |      |
| 16   | DDR2 SDRAM Device Attributes: Burst Length Supported           | 4,8                                    |        |        | 0C                                 |        |        |      |
| 17   | DDR2 SDRAM Device Attributes: Number of Device Banks           | 8                                      |        |        | 08                                 |        |        |      |
| 18   | DDR2 SDRAM Device Attributes: CAS Latencies Supported          | 3,4,5                                  | 4,5,6  | 3,4,5  | 38                                 | 70     | 38     |      |
| 19   | DIMM Mechanical Characteristics                                | x ≤ 4.10 (mm)                          |        |        | 01                                 |        |        |      |
| 20   | DDR2 SDRAM DIMM Type Information                               | UDIMM (133.5mm)                        |        |        | 02                                 |        |        |      |
| 21   | DDR2 SDRAM Module Attributes:                                  | Normal DIMM                            |        |        | 00                                 |        |        |      |
| 22   | DDR2 SDRAM Device Attributes: General                          | Support weak driver, 50Ω ODT, and PASR |        |        | 07                                 |        |        |      |
| 23   | Minimum Clock Cycle at CL=4                                    | 3.75ns                                 | 3ns    | 3.75ns | 3D                                 | 30     | 3D     |      |
| 24   | Maximum Data Access Time from Clock at CL=4                    | 0.5ns                                  | 0.45ns | 0.5ns  | 50                                 | 45     | 50     |      |
| 25   | Minimum Clock Cycle Time at CL=3                               | 5.0ns                                  | 3.75ns | 5.0ns  | 50                                 | 3D     | 50     |      |
| 26   | Maximum Data Access Time from Clock at CL=3                    | 0.6ns                                  | 0.5ns  | 0.6ns  | 60                                 | 50     | 60     |      |
| 27   | Minimum Row Precharge Time (t <sub>RP</sub> )                  | 15ns                                   |        | 12.5ns | 3C                                 |        | 32     |      |
| 28   | Minimum Row Active to Row Active delay (t <sub>RRD</sub> )     | 7.5ns                                  |        |        | 1E                                 |        |        |      |
| 29   | Minimum RAS to CAS delay (t <sub>RCD</sub> )                   | 15ns                                   |        | 12.5ns | 3C                                 |        | 32     |      |
| 30   | Minimum RAS Pulse Width (t <sub>RAS</sub> )                    | 45ns                                   |        |        | 2D                                 |        |        |      |
| 31   | Module Bank Density  | 1GB                                    |        |        | 01                                 |        |        |      |
| 32   | Address and Command Setup Time Before Clock (t <sub>IS</sub> ) | 0.20ns                                 | 0.17ns |        | 20                                 | 17     |        |      |
| 33   | Address and Command Hold Time After Clock (t <sub>IH</sub> )   | 0.27ns                                 | 0.25ns |        | 27                                 | 25     |        |      |
| 34   | Data Input Setup Time Before Clock (t <sub>DS</sub> )          | 0.10ns                                 | 0.05ns |        | 10                                 | 05     |        |      |
| 35   | Data Input Hold Time After Clock (t <sub>DH</sub> )            | 0.17ns                                 | 0.12ns |        | 17                                 | 12     |        |      |
| 36   | Write Recovery Time (t <sub>WR</sub> )                         | 15.0ns                                 |        |        | 3C                                 |        |        |      |
| 37   | Internal Write to Read Command delay (t <sub>WTR</sub> )       | 7.5ns                                  |        |        | 1E                                 |        |        |      |
| 38   | Internal Read to Precharge delay (t <sub>RTP</sub> )           | 7.5ns                                  |        |        | 1E                                 |        |        |      |
| 39   | Reserved   | Undefined                              |        |        | 00                                 |        |        |      |

**NT1GT72U89D0BY / NT2GT72U8PD0BY**

1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC

**Serial Presence Detect -- Part 2 of 2 (2GB)**

256Mx72 2 RANKs UNBUFFERED DDR2 SDRAM DIMM based on 128Mx8, 8Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

| Byte  | Description                                 | SPD Entry Value  |            |            | Serial PD Data Entry (Hexadecimal) |            |            | Note |
|---|---|--|------------|------------|------------------------------------|------------|------------|------|
|   |   | 667<br>-3C   | 800<br>-AD | 800<br>-AC | 667<br>-3C                         | 800<br>-AD | 800<br>-AC |      |
| 40  | Extension of Byte 41 tRC and Byte 42 tRFC   | The number below a decimal point of tRC and tRFC are 0, tRFC is less than 256ns. |            |            | 06                                 |            | 36         |      |
| 41  | Minimum Core Cycle Time (tRC)               | 60.0ns   |            | 57.5ns     | 3C                                 |            | 39         |      |
| 42  | Min. Auto Refresh Command Cycle Time (tRFC) | 127.5ns  |            |            | 7F                                 |            |            |      |
| 43  | Maximum Clock Cycle Time (tCK)              | 8.0ns  |            |            | 80                                 |            |            |      |
| 44  | Max. DQS-DQ Skew Factor (tQHS)              | 0.24ns   |            | 0.20ns     | 18                                 |            | 14         |      |
| 45  | Read Data Hold Skew Factor (tQHS)           | 0.34ns   |            | 0.30ns     | 22                                 |            | 1E         |      |
| 46  | PLL Relock Time                             | Undefined  |            |            | 00                                 |            |            |      |
| 46-61   | Reserved                                    | Undefined  |            |            | 00                                 |            |            |      |
| 62  | SPD Revision                                | 1.3  |            |            | 13                                 |            |            |      |
| 63  | Checksum for bytes 0-62                     | Checksum Data  |            |            | 2A                                 | F4         | 10         |      |
| 64-71   | Manufacture's JEDEC ID Code                 | NANYA  |            |            | 7F7F7F0B00000000                   |            |            |      |
| 72  | Module Manufacturing Location               | Manufacturing Code   |            |            | --                                 |            |            |      |
| 73-91   | Module Part number                          | Module Part Number in ASCII  |            |            | --                                 |            |            | 1    |
| 92-255  | Reserved                                    | Undefined  |            |            | --                                 |            |            |      |
| Note 1:<br>NT2GT72U8PD0BY-3C → 4E543247543732553850443042592D33432020<br>NT2GT72U8PD0BY-AD → 4E543247543732553850443042592D41442020<br>NT2GT72U8PD0BY-AC → 4E543247543732553850443042592D41432020 |   |  |            |            |                                    |            |            |      |



### Absolute Maximum Ratings

| Symbol            | Parameter                                    | Rating       | Units |
|-------------------|--|--------------|-------|
| $V_{IN}, V_{OUT}$ | Voltage on any pin relative to Vss           | -0.5 to 2.3  | V     |
| $V_{DDQ}$         | Voltage on $V_{DDQ}$ supply relative to Vss  | -0.5 to 2.3  | V     |
| $V_{DDQL}$        | Voltage on $V_{DDQL}$ supply relative to Vss | -0.5 to 2.3  | V     |
| $V_{DD}$          | Voltage on VDD supply relative to Vss        | -1.0 to +2.3 | V     |

**Note:** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC Operating Conditions

| Symbol     | Parameter                       | Rating     | Units | Note  |
|------------|---------------------------------|------------|-------|-------|
| $T_{CASE}$ | Operating Temperature (Ambient) | 0 to 95    | °C    | 1,2,3 |
| $T_{STG}$  | Storage Temperature (Plastic)   | -55 to 100 | °C    |       |
| $I_L$      | Short Circuit Output Current    | -5 to 5    | µA    |       |

**Note:**

1. Case temperature is measured at top and center side of any DRAMs.
2.  $t_{CASE} > 85^{\circ}\text{C} \rightarrow t_{REFI} = 3.9 \mu\text{s}$
3. All DRAM specification only support  $0^{\circ}\text{C} < t_{CASE} < 85^{\circ}\text{C}$



## DC Electrical Characteristics and Operating Conditions

(T<sub>CASE</sub> = 0 °C ~ 85 °C; V<sub>DDQ</sub> = 1.8V ± 0.1V; V<sub>DD</sub> = 1.8V ± 0.1V, See AC Characteristics)

| Symbol               | Parameter                            | Min                      | Max                      | Units | Notes |
|----------------------|--------------------------------------|--------------------------|--------------------------|-------|-------|
| V <sub>DD</sub>      | Supply Voltage                       | 1.7                      | 1.9                      | V     | 1     |
| V <sub>DDQ</sub>     | Supply Voltage for Output            | 1.7                      | 1.9                      | V     | 1, 3  |
| V <sub>DDL</sub>     | Supply Voltage for V <sub>DDQL</sub> | 1.7                      | 1.9                      | V     | 3     |
| V <sub>REF</sub>     | I/O Reference Voltage                | 0.49V <sub>DDQ</sub>     | 0.51V <sub>DDQ</sub>     | V     | 2,    |
| V <sub>TT</sub>      | Termination Voltage                  | V <sub>REF</sub> - 0.04  | V <sub>REF</sub> + 0.04  | V     | 4     |
| V <sub>IH</sub> (DC) | Input High (Logic1) Voltage          | V <sub>REF</sub> + 0.125 | V <sub>DDQ</sub> + 0.3   | V     |       |
| V <sub>IL</sub> (DC) | Input Low (Logic0) Voltage           | -0.3                     | V <sub>REF</sub> - 0.125 | V     |       |

**Note:**

- Inputs are not recognized as valid until V<sub>REF</sub> stabilizes.
- V<sub>REF</sub> is expected to be equal to 0.5 V<sub>DDQ</sub> of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V<sub>REF</sub> may not exceed 2% of the DC value.
- V<sub>DDQ</sub> tracks with V<sub>DD</sub>, V<sub>DDL</sub> tracks with V<sub>DD</sub>.
- V<sub>TT</sub> of transmitting device track V<sub>REF</sub> of receiving device

## Environmental Parameters

| Symbol           | Parameter                                    | Rating     | Units    | Note |
|------------------|--|------------|----------|------|
| T <sub>OPR</sub> | Module Operating Temperature Range (ambient) | 0 to 55    | °C       | 3    |
| H <sub>OPR</sub> | Operating Humidity (relative)                | 10 to 90   | %        |      |
| T <sub>STG</sub> | Storage Temperature (Plastic)                | -55 to 100 | °C       | 1    |
| H <sub>STG</sub> | Storage Humidity (without condensation)      | 5 to 95    | %        | 1    |
| P <sub>BAR</sub> | Barometric Pressure (operating & storage)    | 105 to 69  | K Pascal | 1,2  |

**Note:**

- Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Up to 9850 ft.
- The component maximum case temperature shall not exceed the value specified in the component spec.

# NT1GT72U89D0BY / NT2GT72U8PD0BY

1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Operating, Standby, and Refresh Currents

T<sub>CASE</sub> = 0 °C ~ 85 °C; V<sub>DDQ</sub> = V<sub>DD</sub> = 1.8V ± 0.1V (1GB, 1 Rank, 128Mx8 DDR2 SDRAMs)

| Symbol             | Parameter/Condition   | PC2-5300<br>(-3C) | PC2-6400<br>(-AD) | PC2-6400<br>(-AC) | Unit |
|--------------------|---|-------------------|-------------------|-------------------|------|
| I <sub>DD0</sub>   | Operating Current: one bank; active/precharge; t <sub>RC</sub> = t <sub>RC</sub> (MIN); t <sub>CK</sub> = t <sub>CK</sub> (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle  | 1034              | 1183              | 1183              | mA   |
| I <sub>DD1</sub>   | Operating Current: one bank; active/read/precharge; Burst = 2; t <sub>RC</sub> = t <sub>RC</sub> (MIN); CL=2.5; t <sub>CK</sub> = t <sub>CK</sub> (MIN); I <sub>OUT</sub> = 0mA; address and control inputs changing once per clock cycle   | 935               | 1057              | 1057              | mA   |
| I <sub>DD2P</sub>  | Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE ≤ V <sub>IL</sub> (MAX); t <sub>CK</sub> = t <sub>CK</sub> (MIN)   | 82                | 86                | 86                | mA   |
| I <sub>DD2N</sub>  | Idle Standby Current: CS ≥ V <sub>IH</sub> (MIN); all banks idle; CKE ≥ V <sub>IH</sub> (MIN); t <sub>CK</sub> = t <sub>CK</sub> (MIN); address and control inputs changing once per clock cycle  | 658               | 746               | 746               | mA   |
| I <sub>DD2Q</sub>  | Precharge Quiet Standby Current: All banks idle; $\overline{CS}$ is HIGH; CKE is HIGH; t <sub>CK</sub> = t <sub>CK</sub> (MIN); Other control and address inputs are stable, Data bus inputs are floating.  | 460               | 498               | 498               | mA   |
| I <sub>DD3PF</sub> | Active Power-Down Current: All banks open; t <sub>CK</sub> = t <sub>CK</sub> (MIN), CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are floating. MRS A12 bit is set to <b>low</b> (Fast Power-down Exit).   | 324               | 338               | 338               | mA   |
| I <sub>DD3PS</sub> | Active Power-Down Current: All banks open; t <sub>CK</sub> = t <sub>CK</sub> (MIN), CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are floating. MRS A12 bit is set to <b>high</b> (Slow Power-down Exit).  | 156               | 157               | 157               | mA   |
| I <sub>DD3N</sub>  | Active Standby Current: one bank; active/precharge; CS ≥ V <sub>IH</sub> (MIN); CKE ≥ V <sub>IH</sub> (MIN); t <sub>RC</sub> = t <sub>RAS</sub> (MAX); t <sub>CK</sub> = t <sub>CK</sub> (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle | 590               | 680               | 680               | mA   |
| I <sub>DD4W</sub>  | Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL=2.5; t <sub>CK</sub> = t <sub>CK</sub> (MIN)   | 1083              | 1184              | 1184              | mA   |
| I <sub>DD4R</sub>  | Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; t <sub>CK</sub> = t <sub>CK</sub> (MIN); I <sub>OUT</sub> = 0mA   | 1274              | 1411              | 1411              | mA   |
| I <sub>DD5</sub>   | Auto-Refresh Current: t <sub>RC</sub> = t <sub>RFC</sub> (MIN)  | 2976              | 3069              | 3069              | mA   |
| I <sub>DD6</sub>   | Self-Refresh Current: CKE ≤ 0.2V  | 93                | 93                | 93                | mA   |
| I <sub>DD7</sub>   | Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; t <sub>RC</sub> = t <sub>RC</sub> (min); I <sub>OUT</sub> = 0mA.  | 2439              | 2844              | 2844              | mA   |

**Note:** Module IDD was calculated from component IDD. It may differ from the actual measurement.

# NT1GT72U89D0BY / NT2GT72U8PD0BY

1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Operating, Standby, and Refresh Currents

$T_{CASE} = 0\text{ }^{\circ}\text{C} \sim 85\text{ }^{\circ}\text{C}$ ;  $V_{DDQ} = V_{DD} = 1.8\text{V} \pm 0.1\text{V}$  (2GB, 2 Ranks, 128Mx8 DDR2 SDRAMs)

| Symbol             | Parameter/Condition   | PC2-5300<br>(-3C) | PC2-6400<br>(-AD) | PC2-6400<br>(-AC) | Unit |
|--------------------|---|-------------------|-------------------|-------------------|------|
| I <sub>DD0</sub>   | Operating Current: one bank; active/precharge; $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle  | 1624              | 1836              | 1836              | mA   |
| I <sub>DD1</sub>   | Operating Current: one bank; active/read/precharge; Burst = 2; $t_{RC} = t_{RC}(\text{MIN})$ ; $CL=2.5$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; $I_{OUT} = 0\text{mA}$ ; address and control inputs changing once per clock cycle   | 1525              | 1709              | 1709              | mA   |
| I <sub>DD2P</sub>  | Precharge Power-Down Standby Current: all banks idle; power-down mode; $CKE \leq V_{IL}(\text{MAX})$ ; $t_{CK} = t_{CK}(\text{MIN})$  | 165               | 172               | 172               | mA   |
| I <sub>DD2N</sub>  | Idle Standby Current: $CS \geq V_{IH}(\text{MIN})$ ; all banks idle; $CKE \geq V_{IH}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; address and control inputs changing once per clock cycle   | 1316              | 1491              | 1491              | mA   |
| I <sub>DD2Q</sub>  | Precharge Quiet Standby Current: All banks idle; $\overline{CS}$ is HIGH; CKE is HIGH; $t_{CK} = t_{CK}(\text{MIN})$ ; Other control and address inputs are stable, Data bus inputs are floating.   | 921               | 997               | 997               | mA   |
| I <sub>DD3PF</sub> | Active Power-Down Current: All banks open; $t_{CK} = t_{CK}(\text{MIN})$ , CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are floating. MRS A12 bit is set to <b>low</b> (Fast Power-down Exit).  | 648               | 677               | 677               | mA   |
| I <sub>DD3PS</sub> | Active Power-Down Current: All banks open; $t_{CK} = t_{CK}(\text{MIN})$ , CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are floating. MRS A12 bit is set to <b>high</b> (Slow Power-down Exit).   | 311               | 313               | 313               | mA   |
| I <sub>DD3N</sub>  | Active Standby Current: one bank; active/precharge; $CS \geq V_{IH}(\text{MIN})$ ; $CKE \geq V_{IH}(\text{MIN})$ ; $t_{RC} = t_{RAS}(\text{MAX})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle | 1179              | 1305              | 1305              | mA   |
| I <sub>DD4W</sub>  | Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; $CL=2.5$ ; $t_{CK} = t_{CK}(\text{MIN})$  | 1672              | 1837              | 1837              | mA   |
| I <sub>DD4R</sub>  | Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; $CL = 2.5$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; $I_{OUT} = 0\text{mA}$   | 1864              | 2064              | 2064              | mA   |
| I <sub>DD5</sub>   | Auto-Refresh Current: $t_{RC} = t_{RFC}(\text{MIN})$  | 3565              | 3722              | 3722              | mA   |
| I <sub>DD6</sub>   | Self-Refresh Current: $CKE \leq 0.2\text{V}$  | 186               | 187               | 187               | mA   |
| I <sub>DD7</sub>   | Operating Current: four bank; four bank interleaving with $BL = 4$ , address and control inputs randomly changing; 50% of data changing at every transfer; $t_{RC} = t_{RC}(\text{min})$ ; $I_{OUT} = 0\text{mA}$ .   | 3029              | 3497              | 3497              | mA   |

**Note:** Module IDD was calculated from component IDD. It may differ from the actual measurement.

**AC Timing Specifications for DDR2 SDRAM Devices Used on Module**

(T<sub>CASE</sub> = 0 °C ~ 85 °C; V<sub>DDQ</sub> = 1.8V ± 0.1V; V<sub>DD</sub> = 1.8V ± 0.1V, See AC Characteristics) (Part 1 of 2)

| Symbol   | Parameter  | PC2-5300                           |                     | PC2-6400                           |                     | Unit |
|----------|--|------------------------------------|---------------------|------------------------------------|---------------------|------|
|          |  | Min.                               | Max.                | Min.                               | Max.                |      |
| tCK      | Clock Cycle Time (Average)   | 3000                               | 8000                | 2500                               | 8000                | ps   |
| tCH      | CK high-level width (Average)  | 0.48                               | 0.52                | 0.48                               | 0.52                | tCK  |
| tCL      | CK low-level width (Average)   | 0.48                               | 0.52                | 0.48                               | 0.52                | tCK  |
| WL       | Write command to DQS associated clock edge   | RL-1                               |                     | RL-1                               |                     | nCK  |
| tdQSS    | Write command to 1st DQS latching transition   | -0.25                              | 0.25                | -0.25                              | 0.25                | tCK  |
| tdSS     | DQS falling edge to CK setup time (write cycle)  | 0.2                                | -                   | 0.2                                | -                   | tCK  |
| tDSH     | DQS falling edge hold time from CK (write cycle)   | 0.2                                | -                   | 0.2                                | -                   | tCK  |
| tdQSL(H) | DQS input low (high) pulse width (write cycle)   | 0.35                               | -                   | 0.35                               | -                   | tCK  |
| tWPRE    | Write preamble   | 0.35                               | -                   | 0.35                               | -                   | tCK  |
| tWPST    | Write postamble  | 0.4                                | 0.6                 | 0.4                                | 0.6                 | tCK  |
| tIS      | Address and control input setup time   | 200                                | -                   | 175                                | -                   | ps   |
| tIH      | Address and control input hold time  | 275                                | -                   | 250                                | -                   | ps   |
| tIPW     | Input pulse width  | 0.6                                | -                   | 0.6                                | -                   | tCK  |
| tDS      | DQ and DM input setup time(differential data strobe)   | 100                                | -                   | 50                                 | -                   | ps   |
| tDH      | DQ and DM input hold time(differential data strobe)  | 175                                | -                   | 125                                | -                   | ps   |
| tdIPW    | DQ and DM input pulse width (each input)   | 0.35                               | -                   | 0.35                               | -                   | tCK  |
| tAC      | DQ output access time from CK/ $\overline{CK}$   | -450                               | 450                 | -400                               | 400                 | ps   |
| tdQSCK   | DQS output access time from CK/ $\overline{CK}$  | -400                               | 400                 | -350                               | 350                 | ps   |
| tHZ      | Data-out high-impedance time from CK/ $\overline{CK}$  | -                                  | t <sub>AC</sub> max | -                                  | t <sub>AC</sub> max | ps   |
| tLZ(DQS) | DQS low-impedance time from CK/ $\overline{CK}$  | t <sub>AC</sub> min                | t <sub>AC</sub> max | t <sub>AC</sub> min                | t <sub>AC</sub> max | ps   |
| tLZ(DQ)  | DQ low-impedance time from CK/ $\overline{CK}$   | 2t <sub>AC</sub> min               | t <sub>AC</sub> max | 2t <sub>AC</sub> min               | t <sub>AC</sub> max | ps   |
| tdQSQ    | DQS-DQ skew (DQS & associated DQ signals)  | -                                  | 240                 | -                                  | 200                 | ps   |
| tHP      | Minimum half clk period for any given cycle; defined by clk high (tCH) or clk low (tCL) time | Min(tCH(abs), tCL(abs))            | -                   | Min(tCH(abs), tCL(abs))            | -                   | ps   |
| tQHS     | Data hold Skew Factor  | -                                  | 340                 | -                                  | 300                 | ps   |
| tQH      | Data output hold time from DQS   | t <sub>HP</sub> - t <sub>QHS</sub> | -                   | t <sub>HP</sub> - t <sub>QHS</sub> | -                   | ps   |
| tRPRE    | Read preamble  | 0.9                                | 1.1                 | 0.9                                | 1.1                 | tCK  |
| trPST    | Read postamble   | 0.4                                | 0.6                 | 0.4                                | 0.6                 | tCK  |
| trRD     | Active bank A to Active bank B command   | 7.5                                | -                   | 7.5                                | -                   | ns   |
| tFAW     | Four Activate Window for 1KB page size products  | 37.5                               | -                   | 35                                 | -                   | ns   |
| tCCD     | CAS to CAS   | 2                                  | -                   | 2                                  | -                   | nCK  |
| tWR      | Write recovery time without Auto-Precharge   | 15                                 | -                   | 15                                 | -                   | ns   |
| tdAL     | Auto precharge write recovery + precharge time   | WR+t <sub>nRP</sub>                | -                   | WR+t <sub>nRP</sub>                | -                   | nCK  |
| tWTR     | Internal write to read command delay   | 7.5                                | -                   | 7.5                                | -                   | ns   |
| trTP     | Internal read to precharge command delay   | 7.5                                | -                   | 7.5                                | -                   | ns   |
| tCKE     | CKE minimum pulse width  | 3                                  | -                   | 3                                  | -                   | nCK  |
| tXSNR    | Exit self refresh to a Non-read command  | trFC+10                            | -                   | trFC+10                            | -                   | ns   |
| tXSRD    | Exit self refresh to a Read command  | 200                                | -                   | 200                                | -                   | nCK  |
| tXP      | Exit precharge power down to any Non- read command   | 2                                  | -                   | 2                                  | -                   | nCK  |



**AC Timing Specifications for DDR2 SDRAM Devices Used on Module**

(T<sub>CASE</sub> = 0 °C ~ 85 °C; V<sub>DDQ</sub> = 1.8V ± 0.1V; V<sub>DD</sub> = 1.8V ± 0.1V, See AC Characteristics) (Part 2 of 2)

| Symbol | Parameter   | PC2-5300        |                      | PC2-6400        |                      | Unit |
|--------|---|-----------------|----------------------|-----------------|----------------------|------|
|        |   | Min.            | Max.                 | Min.            | Max.                 |      |
| tXARD  | Exit active power down to read command                              | 2               | -                    | 2               | -                    | nCK  |
| tXARDS | Exit active power down to read command                              | 7-AL            |                      | 8-AL            |                      | nCK  |
| tAOND  | ODT turn-on delay   | 2               | 2                    | 2               | 2                    | nCK  |
| tAON   | ODT turn-on   | tAC (min)       | tAC (max)+0.7        | tAC (min)       | tAC (max)+0.7        | ns   |
| tAONPD | ODT turn-on (Power down mode)                                       | tAC (min) +2    | 2tCK + tAC(max) +1   | tAC (min) +2    | 2tCK + tAC(max) +1   | ns   |
| tAOFD  | ODT turn-off delay  | 2.5             | 2.5                  | 2.5             | 2.5                  | nCK  |
| tAOF   | ODT turn-off  | tAC(min)        | tAC(max) +0.6        | tAC(min)        | tAC(max) +0.6        | ns   |
| tAOFPD | ODT turn-off (Power down mode)                                      | tAC (min)+2     | 2.5tCK + tAC(max) +1 | tAC (min)+2     | 2.5tCK + tAC(max) +1 | ns   |
| tANPD  | ODT to power down entry latency                                     | 3               | -                    | 3               | -                    | nCK  |
| tAXPD  | ODT power down exit latency   | 8               |                      | 8               |                      | nCK  |
| tMRD   | Mode register set command cycle time                                | 2               | -                    | 2               | -                    | nCK  |
| tMOD   | MRS command to ODT update delay                                     | 0               | 12                   | 0               | 12                   | ns   |
| toIT   | OCD drive mode output delay   | 0               | 12                   | 0               | 12                   | ns   |
| tDelay | Minimum time clocks remains ON after CKE asynchronously drops Low   | tIS + tCK + tIH | -                    | tIS + tCK + tIH | -                    | ns   |
| tRFC   | Refresh to active/Refresh command time                              | 127.5           |                      | 127.5           |                      | ns   |
| tREFI  | Average Periodic Refresh Interval (85°C < T <sub>CASE</sub> ≤ 95°C) | 3.9             |                      | 3.9             |                      | µs   |
|        | Average Periodic Refresh Interval (0°C ≤ T <sub>CASE</sub> ≤ 85°C)  | 7.8             |                      | 7.8             |                      | µs   |

**Speed Grade Definition**

| Symbol | Parameter          | -3C |        | -AD |        | -AC  |        | Unit |
|--------|--------------------|-----|--------|-----|--------|------|--------|------|
|        |                    | Min | Max    | Min | Max    | Min  | Max    |      |
| tRAS   | Row Active Time    | 45  | 70,000 | 45  | 70,000 | 45   | 70,000 | ns   |
| tRC    | Row Cycle Time     | 60  | -      | 60  | -      | 57.5 | -      | ns   |
| tRCD   | RAS to CAS delay   | 15  | -      | 15  | -      | 12.5 | -      | ns   |
| tRP    | Row Precharge Time | 15  | -      | 15  | -      | 12.5 | -      | ns   |



# NT1GT72U89D0BY / NT2GT72U8PD0BY


1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Package Dimensions

(Raw Card Version: F, 1GB, 1 Rank, 128Mx8 DDR2 SDRAMs)



Note: All dimensions are typical with tolerances of  $\pm 0.15$  (0.006) unless otherwise stated  
Units: Millimeters (Inches)

# NT1GT72U89D0BY / NT2GT72U8PD0BY


1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Package Dimensions

(Raw Card Version: G, 2GB, 2 Ranks, 128Mx8 DDR2 SDRAMs)



Note: All dimensions are typical with tolerances of +/- 0.15(0.006) unless otherwise stated

Units: Millimeters (Inches)

**NT1GT72U89D0BY / NT2GT72U8PD0BY**

1GB: 128M x 72 / 2GB: 256M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



**Revision Log**

| Rev | Date    | Modification        |
|-----|---------|---------------------|
| 0.1 | 02/2008 | Preliminary Edition |
| 1.0 | 03/2008 | Official Release    |