

October 2001 Revised March 2004

# NC7SP57 • NC7SP58 TinyLogic® ULP Universal Configurable 2-Input Logic Gates

#### **General Description**

The NC7SP57 and the NC7SP58 are Universal Configurable 2-Input Logic Gates from Fairchild's Ultra Low Power (ULP) Series of TinyLogic®. Ideal for applications where battery life is critical, this product is designed for ultra low power consumption within the  $V_{CC}$  operating range of 0.9V to 3.6V. Each device is capable of being configured for 1 of 5 unique 2-input logic functions. Any possible 2-input combinatorial logic function can be implemented as shown in the Function Selection Table. Device functionality is selected by how the device is wired at the board level. Figure 1 through Figure 10 illustrate how to connect the NC7SP57 and NC7SP58 respectively for the desired logic function. All inputs have been implemented with hysteresis.

The internal circuit is composed of a minimum of inverter stages including the output buffer, to enable ultra low dynamic power.

The NC7SP57 and NC7SP58, for lower drive requirements, are uniquely designed for optimized power and speed, and are fabricated with an advanced CMOS technology to achieve best in class operation while maintaining extremely low CMOS power dissipation.

#### **Features**

- 0.9V to 3.6V V<sub>CC</sub> supply operation
- 3.6V overvoltage tolerant I/O's at V<sub>CC</sub> from 0.9V to 3.6V
- t<sub>PD</sub>

5 ns typ for 3.0V to 3.6V  $V_{CC}$ 6 ns typ for 2.3V to 2.7V  $V_{CC}$ 8 ns typ for 1.65V to 1.95V  $V_{CC}$ 10 ns typ for 1.40V to 1.60V  $V_{CC}$ 14 ns typ for 1.10V to 1.30V  $V_{CC}$ 40 ns typ for 0.90V  $V_{CC}$ 

- Power-Off high impedance inputs and outputs
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>) ±2.6 mA @ 3.00V V<sub>CC</sub> ±2.1 mA @ 2.30V V<sub>CC</sub> ±1.5 mA @ 1.65V V<sub>CC</sub>
  - $\pm 1.0$  mA @ 1.40V V<sub>CC</sub>  $\pm 0.5$  mA @ 1.10V V<sub>CC</sub>
  - ±20 μA @ 0.9V V<sub>CC</sub>
- Uses patented Quiet Series<sup>™</sup> noise/EMI reduction circuitry
- Ultra small MicroPak™ leadfree package
- Ultra low dynamic power

# **Ordering Code:**

Order Number	Package	Product Code	Package Description	Supplied As	
Order Number	Number	Top Mark	Fackage Description	Supplied As	
NC7SP57P6X	MAA06A	P57	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel	
NC7SP57L6X	MAC06A	K9	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel	
NC7SP58P6X	MAA06A	P58	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel	
NC7SP58L6X	MAC06A	L3	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel	


TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation.

Quiet Series™ and MicroPak™ are trademarks of Fairchild Semiconductor Corporation.

© 2004 Fairchild Semiconductor Corporation

DS50070

# Battery Life vs. V<sub>CC</sub> Supply Voltage




TinyLogic ULP and ULP-A with up to 50% less power consumption can extend your battery life significantly.

Battery Life =  $(V_{battery}^*)^*$ - $(V_{device})^2$ - $(V_$ 


# **Connection Diagrams**

#### Pin Assignments for SC70



(Top View) NC7SP57 and NC7SP58


#### Pin One Orientation Diagram



AAA = Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

#### Pad Assignments for MicroPak



#### (Top Thru View)

# **Pin Descriptions**

Pin Name	Description
I <sub>0</sub> , I <sub>1</sub> , I <sub>2</sub>	Data Input
Υ	Output

# **Function Table**

	Input		NC7SP57	NC7SP58	
l <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	$Y = (I_0) \bullet (I_2) + (I_1) \bullet (I_2)$	$Y = (I_0) {\bullet} (I_2) {+} (I_1) {\bullet} (I_2)$	
L	L	L	Н	L	
L	L	Н	L	Н	
L	Н	L	Н	L	
L	Н	Н	L	Н	
Н	L	L	L	Н	
Н	L	Н	L	Н	
Н	Н	L	Н	L	
Н	Н	Н	Н	L	


H = HIGH Logic Level L = LOW Logic Level

# **Function Selection Table**

2-Input Logic Function	Device	Connection
	Selection	Configuration
2-Input AND	NC7SP57	Figure 1
2-Input AND with inverted input	NC7SP58	Figures 7, 8
2-Input AND with both inputs inverted	NC7SP57	Figure 4
2-Input NAND	NC7SP58	Figure 6
2-Input NAND with inverted input	NC7SP57	Figures 2, 3
2-Input NAND with both inputs inverted	NC7SP58	Figure 9
2-Input OR	NC7SP58	Figure 9
2-Input OR with inverted input	NC7SP57	Figures 2, 3
2-Input OR with both inputs inverted	NC7SP58	Figure 6
2-Input NOR	NC7SP57	Figure 4
2-Input NOR with inverted input	NC7SP58	Figures 7, 8
2-Input NOR with both inputs inverted	NC7SP57	Figure 1
2-Input XOR	NC7SP58	Figure 10
2-Input XNOR	NC7SP57	Figure 5


# **Logic Configurations NC7SP57**

Figure 1 through Figure 5 show the logical functions that can be implemented using the NC7SP57. The diagrams show the DeMorgan's equivalent logic duals for a given 2-input function. Next to the logical implementation is the board level physical implementation of how the pins of the function should be connected.



# **Logic Configurations NC7SP58**


Figure 6 through Figure 10 show the logical functions that can be implemented using the NC7SP58. The diagrams show the DeMorgan's equivalent logic duals for a given 2-input function. Next to the logical implementation is the board level physical implementation of how the pins of the function should be connected.



A-O/// Y A 1 6 B 2 5 B 4 Y

FIGURE 6. 2-Input NAND Gate

FIGURE 7. 2-Input AND with Inverted A Input






FIGURE 8. 2-Input AND with Inverted B Input

FIGURE 9. 2-Input OR Gate




FIGURE 10. 2-Input XOR Gate

#### **Absolute Maximum Ratings**(Note 1)

 $\begin{array}{lll} \mbox{Supply Voltage (V$_{CC}$)} & -0.5 \mbox{V to } +4.6 \mbox{V} \\ \mbox{DC Input Voltage (V$_{IN}$)} & -0.5 \mbox{V to } +4.6 \mbox{V} \\ \end{array}$ 

DC Output Voltage (V<sub>OUT</sub>)

 $\label{eq:local_local_local_local_local_local_local} \begin{array}{ll} \mbox{HIGH or LOW State (Note 2)} & -0.5\mbox{V to V}_{CC} + 0.5\mbox{V} \\ \mbox{V}_{CC} = 0\mbox{V} & -0.5\mbox{V to 4.6\mbox{V}} \\ \mbox{DC Input Diode Current (I}_{IK}) \mbox{V}_{IN} < 0\mbox{V} & \pm 50\mbox{ mA} \\ \end{array}$ 

DC Output Diode Current  $(I_{OK})$ 

 $\begin{array}{lll} V_{OUT} < 0V & -50 \text{ mA} \\ V_{OUT} > V_{CC} & +50 \text{ mA} \\ \text{DC Output Source/Sink Current (I}_{OH}/I_{OL}) & \pm 50 \text{ mA} \\ \end{array}$ 

DC  $V_{CC}$  or Ground Current per

Supply Pin (I<sub>CC</sub> or Ground)  $\pm$  50 mA Storage Temperature Range (T<sub>STG</sub>)  $-65^{\circ}$ C to +150 $^{\circ}$ C

# Recommended Operating Conditions (Note 3)

Supply Voltage 0.9V to 3.6V Input Voltage  $(V_{IN})$  0V to 3.6V

Output Voltage (V<sub>OUT</sub>)

HIGH or LOW State  $$\rm OV\ to\ V_{CC}$$   $\rm V_{CC}=\rm OV$   $\rm OV\ to\ 3.6V$ 

Output Current in I<sub>OH</sub>/I<sub>OL</sub>

 $\begin{array}{lll} \mbox{V}_{CC} = 3.0 \mbox{V to } 3.6 \mbox{V} & \pm 2.6 \mbox{ mA} \\ \mbox{V}_{CC} = 2.3 \mbox{V to } 2.7 \mbox{V} & \pm 2.1 \mbox{ mA} \\ \mbox{V}_{CC} = 1.65 \mbox{V to } 1.95 \mbox{V} & \pm 1.5 \mbox{ mA} \\ \mbox{V}_{CC} = 1.40 \mbox{V to } 1.60 \mbox{V} & \pm 1 \mbox{ mA} \\ \mbox{V}_{CC} = 1.10 \mbox{V to } 1.30 \mbox{V} & \pm 0.5 \mbox{ mA} \\ \end{array}$ 

 $V_{CC} = 0.9V \\$  Free Air Operating Temperature (T\_A)  $-40^{\circ}C \ \, to +85^{\circ}C$ 

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$  10 ns/V

**Note 1:** Absolute Maximum Ratings: are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: IO Absolute Maximum Rating must be observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
Syllibol	Farameter	(V)	Min	Max	Min	Max	Units	Conditions
V <sub>P</sub>	Positive Threshold Voltage	0.90	0.3	0.6	0.3	0.6		
		1.10	0.4	1.0	0.4	1.0		
		1.40	0.5	1.2	0.5	1.2	V	
		1.65	0.7	1.5	0.7	1.5	l v	
		2.30	1.0	1.9	1.0	1.9		
		3.0	1.5	2.6	1.5	2.6		
V <sub>N</sub>	Negative Threshold Voltage	0.90	0.10	0.6	0.10	0.6		
		1.10	0.15	0.7	0.15	0.7		
		1.40	0.20	8.0	0.20	8.0	V	
		1.65	0.25	0.9	0.25	0.9	· ·	
		2.30	0.4	1.15	0.4	1.15		
		3.0	0.6	1.5	0.6	1.5		
V <sub>H</sub>	Hysteresis Voltage	0.90	0.07	0.5	0.07	0.5		
		1.10	0.08	0.6	0.08	0.6		
		1.40	0.09	0.8	0.09	0.8	V	
		1.65	0.10	1.0	0.10	1.0	· ·	
		2.30	0.25	1.1	0.25	1.1		
		3.0	0.60	1.8	0.60	1.8		


# DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CC</sub>	<b>T</b> <sub>A</sub> = +	⊦25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Syllibol	Farameter	(V)	Min	Max	Min	Max	Offics	Conditions	
V <sub>OH</sub>	HIGH Level	0.90	V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1				
	Output Voltage	$1.10 \le V_{CC} \le 1.30$	$V_{CC} - 0.1$		$V_{CC} - 0.1$				
		$1.40 \le V_{CC} \le 1.60$	$V_{CC} - 0.1$		$V_{CC} - 0.1$			I <sub>OH</sub> = -20 μA	
		$1.65 \le V_{CC} \le 1.95$			$V_{CC} - 0.1$			10Η = -20 μΑ	
		$2.30 \leq V_{CC} \leq 2.70$	V <sub>CC</sub> - 0.1		$V_{CC} - 0.1$				
		$3.00 \leq V_{CC} \leq 3.60$	$V_{CC} - 0.1$		$V_{CC} - 0.1$		V		
		$1.10 \le V_{CC} \le 1.30$	0.75 x V <sub>CC</sub>		0.70 x V <sub>CC</sub>			I <sub>OH</sub> = -0.5 mA	
		1.40 ≤ V <sub>CC</sub> ≤ 1.60	1.07		0.99			I <sub>OH</sub> = -1 mA	
		1.65 ≤ V <sub>CC</sub> ≤ 1.95	1.24		1.22			I <sub>OH</sub> = -1.5 mA	
		$2.30 \le V_{CC} \le 2.70$	1.95		1.87			I <sub>OH</sub> = -2.1 mA	
		$3.00 \le V_{CC} \le 3.60$	2.61		2.55			I <sub>OH</sub> = -2.6 mA	
V <sub>OL</sub>	LOW Level	0.90		0.1		0.1			
	Output Voltage	$1.10 \le V_{CC} \le 1.30$		0.1		0.1			
		$1.40 \le V_{CC} \le 1.60$		0.1		0.1		I <sub>OL</sub> = 20 μA	
		$1.65 \le V_{CC} \le 1.95$		0.1		0.1		ΙΟΣ - 20 μΑ	
		$2.30 \leq V_{CC} \leq 2.70$		0.1		0.1			
		$3.00 \le V_{CC} \le 3.60$		0.1		0.1	V		
		$1.10 \le V_{CC} \le 1.30$		0.30 x V <sub>CC</sub>		0.30 x V <sub>CC</sub>		I <sub>OL</sub> = 0.5 mA	
		$1.40 \le V_{CC} \le 1.60$		0.31		0.37		I <sub>OL</sub> = 1 mA	
		1.65 ≤ V <sub>CC</sub> ≤ 1.95		0.31		0.35		I <sub>OL</sub> = 1.5 mA	
		$2.30 \le V_{CC} \le 2.70$		0.31		0.33		I <sub>OL</sub> = 2.1 mA	
		$3.00 \le V_{CC} \le 3.60$		0.31		0.33		I <sub>OL</sub> = 2.6 mA	
I <sub>IN</sub>	Input Leakage Current	0.90 to 3.60		±0.1		±0.5	μΑ	0 ≤ V <sub>I</sub> ≤ 3.6V	
I <sub>OFF</sub>	Power Off Leakage Current	0		0.5		0.5	μΑ	$0 \le (V_I, V_O) \le 3.6V$	
I <sub>CC</sub>	Quiescent Supply Current	0.90 to 3.60		0.5		0.9	μΑ	$V_I = V_{CC}$ or GND	

# **AC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure
Symbol		(V)	Min	Тур	Max	Min	Max	Onits	Conditions	Number
t <sub>PHL</sub> ,	Propagation Delay	0.90		40						
t <sub>PLH</sub>		$1.10 \leq V_{CC} \leq 1.30$	5.5	14	28.0	5.0	51.0			
		$1.40 \leq V_{CC} \leq 1.60$	4.5	10	17.0	4.0	21.0	ns	C <sub>L</sub> = 10 pF	Figures
		$1.65 \leq V_{CC} \leq 1.95$	3.5	8	14.0	3.0	17.0	115	$R_L = 1 \ M\Omega$	11, 12
		$2.30 \leq V_{CC} \leq 2.70$	2.5	6	10.0	2.0	13.0			
		$3.00 \leq V_{CC} \leq 3.60$	1.5	5	8.0	1.0	12.0			
t <sub>PHL</sub> ,	Propagation Delay	0.90		41						
t <sub>PLH</sub>		$1.10 \leq V_{CC} \leq 1.30$	6.5	15	29.0	6.0	52.0			
		$1.40 \leq V_{CC} \leq 1.60$	5.0	10	18.0	4.5	22.0	ns	C <sub>L</sub> = 15 pF	Figures 11, 12
		$1.65 \leq V_{CC} \leq 1.95$	4.0	8	15.0	3.5	18.0	115	$R_L = 1 \text{ M}\Omega$	
		$2.30 \leq V_{CC} \leq 2.70$	3.0	6	11.0	2.5	14.0			
		$3.00 \leq V_{CC} \leq 3.60$	2.0	5	9.0	1.5	12.0			
t <sub>PHL</sub> ,	Propagation Delay	0.90		46						
t <sub>PLH</sub>		$1.10 \leq V_{CC} \leq 1.30$	7.0	17	32.0	6.5	55.0			
		$1.40 \leq V_{CC} \leq 1.60$	5.5	11	20.0	5.0	24.0	ns	C <sub>L</sub> = 30 pF	Figures
		$1.65 \leq V_{CC} \leq 1.95$	4.5	9	17.0	4.0	20.0	115	$R_L = 1 \ M\Omega$	11, 12
		$2.30 \leq V_{CC} \leq 2.70$	3.5	7	12.0	3.0	15.0			
		$3.00 \leq V_{CC} \leq 3.60$	2.5	6	11.0	2.0	14.0			
C <sub>IN</sub>	Input Capacitance	0		2.0				pF		
C <sub>OUT</sub>	Output Capacitance	0		4.0				pF		
C <sub>PD</sub>	Power Dissipation Capacitance	0.9 to 3.60		8				pF	$V_I = 0V \text{ or } V_{CC},$ $f = 10 \text{ MHz}$	

# **AC Loading and Waveforms**



# FIGURE 11. AC Test Circuit




FIGURE 12. AC Waveforms


	Symbol	V <sub>CC</sub>									
		$3.3V \pm 0.3V$	$\textbf{2.5V} \pm \textbf{0.2V}$	$\textbf{1.8V} \pm \textbf{0.15V}$	$1.5V \pm 0.10V$	$1.2V \pm 0.10V$	0.9V				
Γ	$V_{mi}$	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
Π	V <sub>mo</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2				


# **Tape and Reel Specification**


TAPE FORMAT for SC70

THE ET CHAMPET TO COTT								
Package	Таре	Number	Cavity	Cover Tape				
Designator	Section	Cavities	Status	Status				
	Leader (Start End)	125 (typ)	Empty	Sealed				
P6X	Carrier	3000	Filled	Sealed				
	Trailer (Hub End)	75 (typ)	Empty	Sealed				

#### TAPE DIMENSIONS inches (millimeters)










BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-6	8 mm	0.093	0.096	$0.138 \pm 0.004$	$0.053 \pm 0.004$	0.157	$0.315 \pm 0.004$
		(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	(8 ± 0.1)





# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



- Notes:
- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

11

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com