

August 2001 Revised September 2004

### NC7SZ10

# TinyLogic® UHS 3-Input NAND Gate

### **General Description**

The NC7SZ10 is a single 3-Input NAND Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad  $V_{CC}$  operating range. The device is specified to operate over the 1.65V to 5.5V  $V_{CC}$  operating range. The inputs and output are high impedance when  $V_{CC}$  is 0V. Inputs tolerate voltages up to 7V independent of  $V_{CC}$  operating voltage.

#### **Features**

- Space saving SC70 6-lead package
- Ultra small MicroPak™ leadless package
- Ultra High Speed; t<sub>PD</sub> 2.4 ns typ into 50 pF at 5V V<sub>CC</sub>
- High Output Drive; ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range; 1.65V–5.5V
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

### **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As	
NC7SZ10P6X	MAA06A	Z10	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel	
NC7SZ10L6X	MAC06A	E6	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel	

# **Logic Symbol**



### **Pin Descriptions**

Pin Names	Description
A, B, C	Inputs
Y	Output

### **Function Table**

$$Y = \overline{ABC}$$


	Inputs						
Α	В	С	Y				
Х	Х	L	Н				
Х	L	Х	Н				
L	Х	Х	Н				
Н	Н	Н	L				

H = HIGH Logic Level

L = LOW Logic Level

X = Either LOW or HIGH Logic Level

### **Connection Diagrams**



### Pin One Orientation Diagram




Pin One

AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the Top

Product Code Mark left to right, Pin One is the lower left pin (see diagram).

### Pad Assignments for MicroPak



(Top Thru View)

 $\label{eq:total_cond} \mbox{TinyLogio} \mbox{$\mathbb{B}$ is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\mbox{$\mathbb{M}$}} \mbox{$\mathbb{M}$ is a trademark of Fairchild Semiconductor Corporation.} \\$ 

© 2004 Fairchild Semiconductor Corporation

DS500464

www.fairchildsemi.com

### **Absolute Maximum Ratings**(Note 1)

 $\begin{array}{lll} \text{Supply Voltage (V}_{\text{CC}}) & -0.5 \text{V to } +7.0 \text{V} \\ \text{DC Input Voltage (V}_{\text{IN}}) & -0.5 \text{V to } +7.0 \text{V} \\ \text{DC Output Voltage (V}_{\text{OUT}}) & -0.5 \text{V to } +7.0 \text{V} \\ \end{array}$ 

DC Input Diode Current ( $I_{IK}$ )

 $@V_{\text{IN}} < -0.5V$  -50 mA  $@V_{\text{IN}} > 6V$  +20 mA

DC Output Diode Current (I<sub>OK</sub>)

Junction Temperature under Bias (T<sub>J</sub>)

Junction Lead Temperature (T<sub>L</sub>);

(Soldering, 10 seconds) Power Dissipation ( $P_D$ ) @ +85°C

ower bissipation (i b) @ 100 c

SC70–5 150 mW

# Recommended Operating Conditions (Note 2)

 $\begin{array}{lll} \mbox{Supply Voltage Operating ($V_{CC}$)} & 1.65\mbox{V to } 5.5\mbox{V} \\ \mbox{Supply Voltage Data Retention ($V_{CC}$)} & 1.5\mbox{V to } 5.5\mbox{V} \\ \mbox{Input Voltage ($V_{IN}$)} & 0\mbox{V to } 5.5\mbox{V} \\ \end{array}$ 

Output Voltage  $(V_{IN})$  Ov to 5.5v Output Voltage  $(V_{OUT})$  Ov to  $V_{CC}$  Operating Temperature  $(T_A)$   $-40^{\circ}C$  to  $+85^{\circ}C$ 

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

0 ns/V to 5 ns/V  $\,$ 

 $V_{CC} \ @ \ 5.0V \pm 0.5V$  Thermal Resistance  $(\theta_{JA})$ 

SC70-5 425°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	Т	A = +25°	С	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Co	Conditions	
Syllibol	Farameter	(V)	Min	Тур	Max	Min	Max	Ullits	Containons		
V <sub>IH</sub>	HIGH Level Input Voltage	1.65 to 1.95	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V			
		2.3 to 5.5	0.70 V <sub>CC</sub>			0.70 V <sub>CC</sub>		V			
V <sub>IL</sub>	LOW Level Input Voltage	1.65 to 1.95			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V			
		2.3 to 5.5			$0.30~\mathrm{V}_\mathrm{CC}$		0.30 V <sub>CC</sub>	V			
V <sub>OH</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55					
		2.3	2.2	2.3		2.2			V	$I_{OH} = -100 \mu A$	
		3.0	2.9	3.0		2.9			VIN = VIL	10H = -100 μΑ	
		4.5	4.4	4.5		4.4					
		1.65	1.29	1.52		1.29		V		$I_{OH} = -4 \text{ mA}$	
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$	
		3.0	2.4	2.80		2.4				$I_{OH} = -16 \text{ mA}$	
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$	
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$	
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.1		0.1				
		2.3		0.0	0.1		0.1		V	I <sub>OL</sub> = 100 μA	
		3.0		0.0	0.1		0.1		vIV – vIH	ΙΟΣ = 100 μΑ	
		4.5		0.0	0.1		0.1				
		1.65		0.08	0.24		0.24	V		$I_{OL} = 4 \text{ mA}$	
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$	
		3.0		0.15	0.4		0.4			$I_{OL} = 16 \text{ mA}$	
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$	
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$	
I <sub>IN</sub>	Input Leakage Current	0 to 5.5			±1		±10	μΑ	$V_{IN} = 5.5V$	, GND	
I <sub>OFF</sub>	Power Off Leakage Current	0.0			1		10	μΑ	V <sub>IN</sub> or V <sub>OL</sub>	<sub>JT</sub> = 5.5V	
I <sub>CC</sub>	Quiescent Supply Current	1.65 to 5.5			2.0		20	μΑ	$V_{IN} = 5.5V$	, GND	

150°C


260°C

### **AC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure
	r drameter	(V)	Min	Тур	Max	Min	Max	Omio		Number
t <sub>PLH</sub> ,	Propagation Delay	$1.8 \pm 0.15$	2.0	7.0	17.5	2.0	18.0			
$t_{PHL}$		$2.5 \pm 0.2$	0.8	3.0	10.5	0.8	11.0	ns	$C_L = 15 pF$ ,	Figures
		$3.3 \pm 0.3$	0.5	2.4	7.5	0.5	8.0	115	$R_L = 1 M\Omega$	1, 3
		$5.0 \pm 0.5$	0.5	2.0	5.5	0.5	6.0			
t <sub>PLH</sub> ,	Propagation Delay	$3.3 \pm 0.3$	1.5	2.9	8.5	1.5	9.0	ns	$C_L = 50 \text{ pF},$	Figures
$t_{PHL}$		$5.0\pm0.5$	0.8	2.4	7.5	0.8	8.0	115	$R_L = 500\Omega$	1, 3
C <sub>IN</sub>	Input Capacitance	0		4				pF		
C <sub>PD</sub>	Power Dissipation Capacitance	3.3		24				pF	(Note 3)	Figure 2
		5.0		30				ρı	(14016-3)	i igule 2

Note 3: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.) C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression:
I<sub>CCD</sub> = (C<sub>PD</sub>)(V<sub>CC</sub>)(f<sub>IN</sub>) +(I<sub>CC</sub>Static).


### **AC Loading and Waveforms**



 $\mathbf{C}_{\mathsf{L}}$  includes load and stray capacitance

Input PRR = 1.0 MHz;  $t_w = 500 \text{ ns}$ 

FIGURE 1. AC Test Circuit



 $Input = AC \ Waveform; \ t_r = t_f = 1.8 \ ns;$ 

PRR = 10 MHz; Duty Cycle = 50%

FIGURE 2. I<sub>CCD</sub> Test Circuit





FIGURE 3. AC Waveforms


#### **Tape and Reel Specification** Tape Format for SC70 Package Tape Number Cavity Cover Tape Designator Cavities Section Status Status Leader (Start End) 125 (typ) Empty Sealed P6X Filled Carrier 3000 Sealed


75 (typ)

### TAPE DIMENSIONS inches (millimeters)

Trailer (Hub End)







Sealed

Empty

BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-6	8 mm	0.093	0.096	$0.138 \pm 0.004$	$0.053 \pm 0.004$	0.157	$0.315 \pm 0.004$
		(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	$(8 \pm 0.1)$


# Tape and Reel Specification (Continued) Tape Format for MicroPak Package Tape Number Cavity Cover Tape Designator Section Status Cavities Status Leader (Start End) 125 (typ) Empty Sealed L6X Carrier 5000 Filled Sealed Trailer (Hub End) 75 (typ) Empty Sealed 3.50±0.05 8.00 +0.30 -0.10 1.15±0.05 В◀ ø 0.50 ±0.05 SECTION B-B DIRECTION OF FEED SCALE:10X 0.254±0.020 C 0.70±0.05 SECTION A-A **REEL DIMENSIONS** inches (millimeters) TAPE SLOT DETAIL X **DETAIL X** SCALE: 3X

Tape Size	Α	В	С	D	N	W1	W2	W3
0	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)

www.fairchildsemi.com

# Physical Dimensions inches (millimeters) unless otherwise noted 0.65 B 1.25±0.10 2.10±0.10 0.20 +0.10 LAND PATTERN RECOMMENDATION ◆ max 0.1 **②** SEE DETAIL A 0.9±.10 0.95±0.15 max 0.1 R0.14 GAGE PLANE R0.10 0.20 0.45 0.10 -- 0.425 NOMINAL DETAIL A NOTES: A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88. MAA06ARevC B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. C. DIMENSIONS ARE IN MILLIMETERS. 6-Lead SC70, EIAJ SC88, 1.25mm Wide Package Number MAA06A

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com