

Micropower, Regulated Charge Pump in 2×2 DFN

- **Ultralow Power: 8µA Quiescent Current**
- Regulated Output Voltages: $3.3V \pm 4\%$, $5V \pm 4\%$, ADJ
- V_{IN} Range:
	- 1.8V to 4.4V (LTC3221-3.3)
	- 2.7V to 5.5V (LTC3221-5)
- Output Current: Up to 60mA
- No Inductors Needed
- Very Low Shutdown Current: <1µA
- Shutdown Disconnects Load from V_{IN}
- Burst Mode Control
- Short-Circuit Protected
- Solution Profile < 1 mm
- Tiny 2mm \times 2mm 6-Pin DFN Package

APPLICATIONS

- Low Power 2 AA Cell to 3.3V Supply
- Memory Backup Supplies
- Tire Pressure Sensors
- General Purpose Low Power Li-Ion to 5V Supply
- RF Transmitters
- Glucose Meters

FEATURES DESCRIPTIO U

The LTC®3221 family are micropower charge pump DC/DC converters that produce a regulated output at up to 60mA. The input voltage range is 1.8V to 5.5V. Extremely low operating current (8µA typical at no load) and low external parts count (one flying capacitor and two small bypass capacitors at V_{IN} and V_{OUT}) make them ideally suited for small, battery-powered applications.

The LTC3221 family includes fixed 5V and 3.3V output versions plus an adjustable version. All parts operate as Burst Mode® switched capacitor voltage doublers to achieve ultralow quiescent current. The chips use a controlled current to supply the output and will survive a continuous short-circuit from V_{OUT} to GND. The FB pin of the adjustable LTC3221 can be used to program the desired output voltage.

The LTC3221 family is available in a low profile (0.75mm) $2 \text{mm} \times 2 \text{mm}$ 6-pin DFN package.

 \overline{LT} , LT, LTC and LTM are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATIO U

Downloaded from [Elcodis.com](http://elcodis.com/parts/6116159/ltc3221.html) electronic components distributor

(Note 1)

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges.

CLCC I ISICITL CITITISITC I CISID I ICS The \bullet denotes the specifications which apply over the full <u>operating</u>
temperature range, otherwise specifications are at T_A = 25°C. V_{IN} = 2.5V (LTC3221-3.3/LTC3221) or 3V **ELECTRICAL CHARACTERISTICS**

C_{FLY} = 1µF, C_{IN} = 2.2µF, C_{OUT} = 2.2µF, unless otherwise specified.

ELECTRICAL CHARACTERISTICS

ELECTIRICHL CHIMISHCTERISTICS The \bullet denotes the specifications which apply over the full <u>operating</u>
temperature range, otherwise specifications are at T_A = 25°C. V_{IN} = 2.5V (LTC3221-3.3/LTC3221) or 3V (LTC3221-5

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: The LTC3221EDC-X is guaranteed to meet performance specifications from 0°C to 70°C. Specificaiton over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statisitical process controls.

Note 3: Guaranteed by design, not subject to test.

Note 4: $R_{OL} = (2V_{IN} - V_{OUT})/I_{OUT}$.

TYPICAL PERFORMANCE CHARACTERISTICS

LINEAR

3221f

3221 G06

3221 G03

TYPICAL PERFORMANCE CHARACTERISTICS (LTC3221-3.3 only)

TYPICAL PERFORMANCE CHARACTERISTICS (LTC3221-5 only)

5

.INEAR

PIN FUNCTIONS

C+ (Pin 1): Flying Capacitor Positive Terminal.

C– (Pin 2): Flying Capacitor Negative Terminal.

⎯ **SHDN** (Pin 3) (LTC3221-3.3/LTC3221-5): Active Low Shutdown Input. A low on $\overline{\text{SHDN}}$ disables the LTC3221-3.3/ LTC3221-5. SHDN must not be allowed to float.

FB (Pin 3) (LTC3221): Feedback. The voltage on this pin is compared to the internal reference voltage (1.23V) by the error comparator to keep the output in regulation. An external resistor divider is required between V_{OUT} and FB to program the output voltage.

GND (Pin 4): Ground. Should be tied to a ground plane for best performance.

V_{IN} (Pin 5): Input Supply Voltage. V_{IN} should be bypassed with a 2.2µF low ESR capacitor.

V_{OUT} (Pin 6): Regulated Output Voltage. For best performance, V_{OUT} should be bypassed with a 2.2µF or higher low ESR capacitor as close as possible to the pin.

Exposed Pad (Pin 7) Ground. The exposed pad must be soldered to PCB ground to provide electrical contact and optimum thermal performance.

BLOCK DIAGRAM

OPERATIOU (Refer to Block Diagrams)

The LTC3221 family uses a switched capacitor charge pump to boost V_{IN} to a regulated output voltage. Regulation is achieved by monitoring the output voltage, V_{OUT} using a comparator (CMP in the Block Diagram) and keeping it within a hysteresis window. If V_{OUT} drops below the lower trip point of CMP, V_{OUT} is charged by the controlled current, I_{SW} in series with the flying capacitor C_{FLY} . Once V_{OUT} goes above the upper trip point of CMP, or if the upper trip point is not reached after 0.8 μ s, C_{F} is disconnected from V_{OUT} . The bottom plate of C_{FLY} is then connected to GND to allow I_{SW} to replenish the charge on C_{FLY} for 0.8 μ s. After which, I_{SW} is turned off to keep the operating supply current low. CMP continues to monitor V_{OUT} and turns on I_{SW} if the lower threshold is reached again.

Shutdown Mode

The $\overline{\text{SHDN}}$ pin is a CMOS input with a threshold voltage of approximately 0.8V. The LTC3221-3.3/ LTC3221-5 are in shutdown when a logic low is applied to the SHDN pin. In shutdown mode, all circuitry is turned off and the LTC3221-3.3/ LTC3221-5 draw only leakage current from the V_{IN} supply. Furthermore, V_{OUT} is disconnected from V_{IN}. Since the SHDN pin is a very high impedance CMOS input, it should never be allowed to float.

When $\overline{\text{SHDN}}$ is asserted low, the charge pump is first disabled, but the LTC3221-3.3/LTC3221-5 continue to draw 5µA of supply current. This current will drop to zero when the output voltage (V_{OUT}) is fully discharged to 0V.

OPERATION (Refer to Block Diagrams)

The LTC3221 has a FB pin in place of the $\overline{\text{SHDN}}$ pin. This allows the output voltage to be programmed using an external resistive divider.

Burst Mode Operation

The LTC3221 family regulates the output voltage throughout the full 60mA load range using Burst Mode control. This keeps the quiescent current low at light load and improves the efficiency at full load by reducing the switching losses. All the internal circuitry except the comparator is kept off if the output voltage is high and the flying capacitor has been fully charged. These circuits are turned on only if $V_{\Omega\Pi\tau}$ drops below the comparator lower threshold. At light load,

 V_{OUT} stays above this lower threshold for a long period of time, this result in a very low average input current.

Soft-Start and Short-Circuit Protection

The LTC3221 family uses a controlled current, I_{SW} to deliver current to the output. This helps to limit the input and output current during start-up and output short-circuit condition. During start up I_{SW} is used to charge up the flying capacitor and output capacitor, this limits the input current to approximately 240mA. During short-circuit condition, the output current is delivered through I_{SW} and this limits the output current to approximately 120mA. This prevents excessive self-heating that causes damage to the part.

APPLICATIONS INFORMATION

Power Efficiency

The input current of a doubling charge pump like the LTC3221 family is always twice that of the output current. This is true regardless of whether the output voltage is unregulated or regulated or of the regulation method used. In an ideal unregulated doubling charge pump, conservation of energy implies that the input current has to be twice that of the output current in order to obtain an output voltage twice that of the input voltage. In a regulated charge pump like the LTC3221, the regulation of V_{OUT} is similar to that of a linear regulator, with the voltage difference between $2 \cdot V_{IN}$ (Input voltage plus the voltage across a fully charged flying capacitor) and V_{OUT} being absorbed in an internal pass transistor. In the LTC3221, the controlled current I_{SW} acts as a pass transistor. So the input current of an ideal regulated doubling charge pump is the same as an unregulated one, which is equal to twice the output current. The efficiency (n) of an ideal regulated doubler is therefore given by:

$$
\eta = \frac{P_{OUT}}{P_{IN}} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot 2I_{OUT}} = \frac{V_{OUT}}{2V_{IN}}
$$

At moderate to high output power, the switching losses and quiescent current of the LTC3221 family are negligible and the expression is valid. For example, an LTC3221-5 with V_{IN} = 3V, I_{OUT} = 60mA and V_{OUT} regulating to 5V, has a measured efficiency of 82% which is in close agreement with

the theoretical 83.3% calculation. The LTC3221 product family continues to maintain good efficiency even at fairly light loads because of its inherently low power design.

Maximum Available Output Current

For the adjustable LTC3221, the maximum available output current and voltage can be calculated from the effective open-loop output resistance, R_{OL} , and effective output voltage, 2V_{IN(MIN)}.

From Figure 1 the available current is given by:

$$
I_{OUT} = \frac{2V_{IN} - V_{OUT}}{R_{OL}}
$$

Effective Open-Loop Output Resistance (RoL)

The effective open-loop output resistance(R_{01}) of a charge pump is a very important parameter which determines the strength of the charge pump. The value of this parameter

Figure 1. Equivalent Open-Loop Circuit

3221f

APPLICATIONS INFORMATION

depends on many factors such as the oscillator frequency (f_{OSC}) , value of the flying capacitor $(C_F)_Y$, the nonoverlap time, the internal switch resistances (R_S) and the ESR of the external capacitors. A first order approximation for R_{OL} is given below:

$$
R_{OL} \cong 2 \sum_{S=1\,T0} R_S + \frac{1}{f_{OSC} \cdot C_{FLY}}
$$

Typical R_{OL} values as a function of temperature are shown in Figure 2.

Figure 2. Effective Open-Loop Output Resistance vs Temperature

Output Ripple

Low frequency regulation mode ripple exists due to the hysteresis in the comparator CMP and propagation delay in the charge pump control circuit. The amplitude and frequency of this ripple are heavily dependent on the load current, the input voltage and the output capacitor size.

The LTC3221 family uses a controlled current, I_{SW} to deliver current to the output. This helps to keep the output ripple fairly constant over the full input voltage range. Typical combined output ripple for the LTC3221-3.3 with V_{IN} = 2V under maximum load is $35mV_{P-P}$ using a 4.7 μ F 6.3V X5R case size 0603 output capacitor.

A high frequency ripple component may also be present on the output capacitor due to the charge transfer action of the charge pump. In this case the output can display a voltage pulse during the charging phase. This pulse results from the product of the charging current and the

ESR of the output capacitor. It is proportional to the input voltage, the value of the flying capacitor and the ESR of the output capacitor.

A smaller output capacitor and/ or larger output current load will result in higher ripple due to higher output voltage slew rates.

There are several ways to reduce output voltage ripple. For applications requiring lower peak-to-peak ripple, a larger C_{OUT} capacitor (4.7µF or greater) is recommended. A larger capacitor will reduce both the low and high frequency ripple due to the lower charging and discharging slew rates, as well as the lower ESR typically found with higher value (larger case size) capacitors. A low ESR ceramic output capacitor will minimize the high frequency ripple, but will not reduce the low frequency ripple unless a high capacitance value is used.

V_{IN}, V_{OUT} Capacitor Selection

The style and value of capacitors used with the LTC3221 family determine several important parameters such as output ripple, charge pump strength and minimum startup time.

To reduce noise and ripple, it is recommended that low ESR (< 0.1 Ω) capacitors be used for both C_{IN} and C_{OUT}. These capacitors should be either ceramic or tantalum and should be 2.2µF or greater. Aluminum capacitors are not recommended because of their high ESR.

Flying Capacitor Selection

Warning: A polarized capacitor such as tantalum or aluminum should never be used for the flying capacitor since its voltage can reverse upon start-up of the LTC3221. Low ESR ceramic capacitors should always be used for the flying capacitor.

The flying capacitor controls the strength of the charge pump. In order to achieve the rated output current, it is necessary to have at least 0.6µF of capacitance for the flying capacitor. For very light load applications, the flving capacitor may be reduced to save space or cost.From the first order approximation of R_{01} in the section "Effective Open-Loop Output Resistance," the theoretical minimum output resistance of a voltage doubling charge pump can

APPLICATIONS INFORMATION

be expressed by the following equation:

$$
R_{OL(MIN)} \equiv \frac{2V_{IN} - V_{OUT}}{I_{OUT}} \approx \frac{1}{f_{OSC} \cdot C_{FLY}}
$$

where f_{OSC} is the switching frequency (600kHz) and C_{FLY} is the value of the flying capacitor. The charge pump will typically be weaker than the theoretical limit due to additional switch resistance. However, for very light load applications, the above expression can be used as a guideline in determining a starting capacitor value.

Ceramic Capacitors

Capacitors of different materials lose their capacitance with higher temperature and voltage at different rates. For example, a ceramic capacitor made of X7R material will retain most of its capacitance from –40°C to 85°C, whereas, a Z5U or Y5V style capacitor will lose considerable capacitance over that range. Z5U and Y5V capacitors may also have a very strong voltage coefficient causing them to lose 50% or more of their capacitance when the rated voltage is applied. Therefore when comparing different capacitors, it is often more appropriate to compare the amount of achievable capacitance for a given case size rather than discussing the specified capacitance value. For example, over rated voltage and temperature conditions, a 1µF 10V Y5V ceramic capacitor in a 0603 case may not provide any more capacitance than a 0.22µF 10V X7R capacitor available in the same 0603 case. In fact, for most LTC3221-3.3/LTC3221-5/LTC3221 applications, these capacitors can be considered roughly equivalent. The capacitor manufacturer's data sheet should be consulted to determine what value of capacitor is needed to ensure 0.6µF at all temperatures and voltages.

Table 1 shows a list of ceramic capacitor manufacturers and how to contact them.

Table 1. Ceramic Capacitor Manufacturers

Programming the LTC3221 Output Voltage (FB Pin)

While the LTC3221-3.3/LTC3221-5 versions have internal resistive dividers to program the output voltage, the programmable LTC3221 may be set to an arbitrary voltage via an external resistive divider. Figure 3 shows the required voltage divider connection.

Figure 3. Programming the Adjustable LTC3221

The voltage divider ratio is given by the expression:

$$
\frac{R1}{R2} = \frac{V_{OUT}}{1.23V} - 1
$$

Since the LTC3221 employs a voltage doubling charge pump, it is not possible to achieve output voltages greater than twice the available input voltage. The V_{IN} supply range required for regulation is given by the following expression:

Maximum $V_{IN} < V_{OIII} + 0.6$

Minimum
$$
V_{IN} = \frac{(V_{OUT} + I_{OUT} \cdot R_{OL})}{2}
$$
 or 1.8V;

whichever is higher

Where R_{OL} is the effective open-loop output resistance and I_{OUT} is the maximum load current. V_{IN} cannot be higher than V_{OUT} by more than 0.6V, or else the line regulation is poor. Also, V_{IN} has to be higher than the minimum operating voltage of 1.8V.

The sum of the voltage divider resistors can be made large to keep the quiescent current to a minimum. Any standing current in the output divider (given by 1.23/R2) will be reflected by a factor of 2 in the input current. A reasonable resistance value should be such that the standing current is in the range of 10 μ A to 100 μ A when V_{OUT} is regulated.

APPLICATIONS INFORMATION

If the standing current is too low, the FB pin becomes very sensitive to the switching noise and will result in errors in the programmed V_{OIII} .

The compensation capacitor (C1) helps to improve the response time of the comparator and to keep the output ripple within an acceptable range. For best results, C1 should be between 22pF to 220pF.

Layout Considerations

Due to high switching frequency and high transient currents produced by the LTC3221 product family, careful board layout is necessary. A true ground plane and short

Figure 4. Recommended Layout

connections to all capacitors will improve performance and ensure proper regulation under all conditions. Figure 4 shows the recommended layout configuration.

The flying capacitor pins C^+ and C^- will have very high edge rate waveforms. The large dv/dt on these pins can couple energy capacitively to adjacent printed circuit board runs. Magnetic fields can also be generated if the flying capacitors are not close to the LTC3221 (i.e. the loop area is large). To decouple capacitive energy transfer, a Faraday shield may be used. This is a grounded PC trace between the sensitive node and the LTC3221 pins. For a high quality AC ground it should be returned to a solid ground plane that extends all the way to the LTC3221.

To reduce the maximum junction temperature due to power dissipation in the chip, a good thermal connection to the PC board is recommended. Connecting the GND pin (Pin 4 and Pin 7 on the DFN package) to a ground plane, and maintaining a solid ground plane under the device can reduce the thermal resistance of the package and PC board considerably.

Derating Power at High Temperatures

To prevent an overtemperature condition in high power applications, Figure 5 should be used to determine the maximum combination of ambient temperature and power dissipation.

The power dissipated in the LTC3221 family should always fall under the line shown for a given ambient temperature. The power dissipation is given by the expression:

$$
P_D = (2V_{IN} - V_{OUT}) \bullet I_{OUT}
$$

This derating curve assumes a maximum thermal resistance, $θ_{JA}$, of 80°C/W for 2mm \times 2mm DFN package.

This can be achieved from a printed circuit board layout with a solid ground plane and a good connection to the ground pins of the LTC3221 and the Exposed Pad of the DFN package. Operation out of this curve will cause the junction temperature to exceed 150°C which is the maximum junction temperature allowed.

PACKAGE DESCRIPTION

DC Package 6-Lead Plastic DFN (2mm × 2mm) (Reference LTC DWG # 05-08-1703)

NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WCCD-2)

2. DRAWING NOT TO SCALE

3. ALL DIMENSIONS ARE IN MILLIMETERS

4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE

5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

LTC3221/ LTC3221-3.3/LTC3221-5

RELATED PARTS

